

Abhinav Agarwal

CONTACT INFORMATION	540 Memorial Dr, Apt 1007 Cambridge, MA 02139	abhiag@mit.edu abhiag@gmail.com
AREAS OF INTEREST	High-level hardware design, FPGA-based rapid prototyping and hardware modeling, Low-power design for wireless applications, Computer Architecture.	
EDUCATION	Massachusetts Institute of Technology , Cambridge, MA Ph.D., Electrical Engineering and Computer Science, <i>Expected</i> : Summer 2014 <ul style="list-style-type: none">• Thesis Topic: <i>Use of high-level design information to enable automatic power gating</i>• Advisor: Prof. Arvind S.M., Electrical Engineering and Computer Science, Feb 2009 <ul style="list-style-type: none">• Thesis Topic: <i>Comparison of high-level design methodologies for algorithmic IPs</i>• Advisor: Prof. Arvind Indian Institute of Technology, Kanpur , India B.Tech., GPA: 10.0/10.0, Electrical Engineering, June 2006	
WORK EXPERIENCE	Research Internships Corporate R & D , Qualcomm Incorporated, San Diego, CA Supervisor: Suhas Pai, Ph.D. <ul style="list-style-type: none">• Establishing Quality-Of-Results metrics for evaluating use of different design methodologies for accelerating design processes. May-Aug 2009• Accelerating design testbenches using Dini FPGA platforms and enabling rapid prototyping May-Aug 2008• Development of SCE-MI transactors for generating FPGA-based testbenches for legacy IPs May-Aug 2007 Processor Architecture Laboratory , EPFL, Switzerland Supervisor: Prof. Paolo Ienne <ul style="list-style-type: none">• Profiling and Debugging tools for URLAP Platform. May-Aug 2005	
PUBLICATIONS	<ol style="list-style-type: none">1. Agarwal, A., Hassanieh, H., Abari, O., Hamed, E., Katabi, D., and Arvind. “High-throughput implementation of a million-point Sparse Fourier transform” <i>Intl. Conf. on Field Programmable Logic and applications</i>, 2014.2. Agarwal, A. and Arvind. “Leveraging rule-based designs for automatic power domain partitioning” <i>Intl. Conf. on Computer Aided Design</i>, 2013.3. Abari, O., Hamed, E., Hassanieh, H., Agarwal, A., Katabi, D., Chandrakasan, A., and Stojanovic, V. “A 0.75 million-point Fourier transform chip for frequency-sparse signals” <i>Intl. Solid-State Circuits Conf.</i>, 2014.4. King, M., Khan, A., Agarwal, A., Arcas, O., and Arvind. “Generating infrastructure for FPGA-accelerated applications” <i>Intl. Conf. on Field Programmable Logic and applications</i>, 2013.5. Agarwal, A., Ng, M. C., and Arvind. “A comparative evaluation of high-level hardware synthesis using Reed-Solomon decoder” <i>IEEE Embedded Systems Letters</i>, 2(3), 2010.6. Agarwal A., Dave, N., Fleming K., Khan, A., King, M., Ng, M. C., and Vijayaraghavan, M. “Implementing a fast Cartesian-Polar matrix Interpolator” <i>Intl. Conf. on Formal Methods & Models for Codesign</i>, 2009.	