Preliminary Data

The information in this datasheet is subject to change.

FEATURES
32 way programmable packet router
Wormhole interval routing algorithm:
  routes packets of any length
Non-blocking crossbar
Concurrent processing of packets
Separate control system
Cascadable to any depth
100 Mbits/s serial bi-directional links
640 Mbytes/s bandwidth
Less than 1 µ second packet latency
High rate of packet processing
  – up to 200 Mpackets/s
No loss of signal integrity
Partitioning
Grouped adaptive routing
Support for hot spot avoidance

INMOS is a member of the SGS–THOMSON Microelectronics Group

June 1993
42 1470 03
INMOS reserves the right to make changes in specifications at any time and without notice. The information furnished by INMOS in this publication is believed to be accurate; however, no responsibility is assumed for its use, nor for any infringement of patents or other rights of third parties resulting from its use. No licence is granted under any patents, trademarks or other rights of INMOS.

INMOS Limited 1993

\textcopyright\, inmos\textsuperscript{\textregistered}, IMS, occam and DS-Link are trademarks of INMOS Limited.

\textcopyright\, SGS-THOMSON Microelectronics is a registered trademark of the SGS-THOMSON Microelectronics Group.

INMOS Limited is a member of the SGS-THOMSON Microelectronics Group.

INMOS document number: 42 1470 03
# Contents

1 IMS C104 introduction ........................................... 1

2 Overview .......................................................... 3
  2.1 Communication on IMS T9000 transputers .................. 3
  2.2 Communication on an IMS C104 system ...................... 3

3 Operation of IMS C104 networks ............................... 5
  3.1 Wormhole routing ........................................... 5
    3.1.1 Buffering ............................................. 6
  3.2 Interval labelling .......................................... 6
  3.3 Multiple networks ......................................... 9
  3.4 Security in networks .................................... 9
    3.4.1 Use of the Invalid flag ............................... 9
    3.4.2 Partitioning of IMS C104s for use in parallel networks 9
  3.5 Modular composition of networks using header deletion .... 11
  3.6 Hot spot avoidance — universal routing ................ 13
  3.7 Grouping of output links ................................. 15

4 IMS C104 functional description .............................. 17

5 Control of the IMS C104 ........................................ 19
  5.1 Control links ................................................ 19
    5.1.1 Commands ............................................. 20
      Start ..................................................... 21
      Reset .................................................. 21
      Identify .............................................. 21
      RecoverError .......................................... 21
      CPeeek ............................................... 21
      CPoke ............................................... 21
      Errors ............................................... 23
    5.1.2 Control links used to provide fan-out in a control network 24
    5.1.3 Control link speeds ................................ 25
  5.2 Programmable configuration register functionality ........ 25
    5.2.1 Packet processor registers .......................... 26
      PacketMode0-31 ....................................... 26
      PacketCommand0-31 .................................... 26
      Interval1-36 .......................................... 26
      RandomBase0-31, RandomRange0-31 and RandomSeed0-31 .... 27
    5.2.2 Data DS-Link registers .............................. 28
      Link0-31Mode ......................................... 28
      Link0-31Command ...................................... 28
      Link0-31Status ....................................... 29
    5.2.3 Control link registers ............................... 29

42 1470 03

June 1993
5.2.4 System services registers
- DeviceID ........................................ 29
- DeviceRevision ................................. 29
- ErrorCode ...................................... 30
- DSLinkPLL ...................................... 30
- ConfigComplete ............................... 30

5.3 Initialization of the IMS C104 ........................................ 31

6 Data/Strobe links ........................................ 32
- 6.1 Low-level flow control .......................... 33
- 6.2 Link speeds .................................... 33
- 6.3 Errors on links.................................... 34
  - 6.3.1 Reliable links ............................... 34
  - 6.3.2 Unreliable links ............................ 34
- 6.4 Link state on start up .......................... 35
- 6.5 Link connections ............................... 36
- 6.6 DS-Link timings ............................... 37

7 Levels of reset ........................................ 38
- 7.1 Level 0 – hardware reset ......................... 38
- 7.2 Level 1 – labelled control network ............. 38
- 7.3 Level 2 – configured network ................... 38
- 7.4 Level 3 ......................................... 38
- 7.5 Per link reset ................................... 38
- 7.6 Effects of different levels of Reset ............. 39

8 Configuration register addresses ......................... 40
- 8.1 Subsystem addresses ............................ 40
- 8.2 Register addresses .............................. 42
  - 8.2.1 Packet processor configuration registers 42
  - 8.2.2 Link configuration registers ............... 42
  - 8.2.3 Control link configuration registers ......... 42
  - 8.2.4 System services configuration registers .... 42

9 Clocks ........................................ 43
- 9.1 Clock input .................................... 43
- 9.2 Phase locked loop decoupling ................... 43
- 9.3 Speed selection .................................. 44
- 9.4 ClockIn timings ............................... 44

10 Electrical specifications ........................................ 45
- 10.1 Absolute maximum ratings ..................... 45
- 10.2 Operating conditions ........................... 45
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 Pin designations</td>
<td>46</td>
</tr>
<tr>
<td>Supplies</td>
<td>46</td>
</tr>
<tr>
<td>Clocking</td>
<td>46</td>
</tr>
<tr>
<td>Control system</td>
<td>46</td>
</tr>
<tr>
<td>Communications</td>
<td>46</td>
</tr>
<tr>
<td>Test Access Port (TAP)</td>
<td>46</td>
</tr>
<tr>
<td>Miscellaneous</td>
<td>47</td>
</tr>
<tr>
<td>12 Package specifications</td>
<td>48</td>
</tr>
<tr>
<td>12.1 IMS C104 unformed 208 pin CLCC cavity-up package pinout</td>
<td>48</td>
</tr>
<tr>
<td>12.2 IMS C104 unformed 208 pin CLCC cavity-up package dimensions</td>
<td>49</td>
</tr>
<tr>
<td>12.3 IMS C104 208 pin CLCC cavity-down package pinout</td>
<td>50</td>
</tr>
<tr>
<td>12.4 IMS C104 208 pin CLCC cavity-down package dimensions</td>
<td>51</td>
</tr>
</tbody>
</table>
IMS C104 introduction

This document contains preliminary information for the IMS C104 packet routing switch. The IMS C104 is part of the product family based around the IMS T9000 transputer.

The IMS C104 is a complete, low latency, packet routing switch on a single chip. It connects 32 high bandwidth serial communication links to each other via a 32 by 32 way non-blocking crossbar switch, enabling packets to be routed from any of its links to any other link. The links operate concurrently and the transfer of a packet between one pair of links does not affect the data rate or latency for another packet passing between a second pair of links. Each link can operate at up to 100 Mbits/s, providing a bidirectional bandwidth of 20 Mbytes/s. The IMS C104 supports a rate of packet processing of up to 200 Mpackets/s.

The IMS C104 allows communication between IMS T9000 transputers that are not directly connected. A single IMS C104 can be used to connect up to 32 IMS T9000 transputers. The IMS C104 can also be connected to other IMS C104s to make larger and more complex switching networks, linking any number of IMS T9000 transputers, link adaptors, and any other devices that use the link protocol. Another member of the IMS T9000 product family, the IMS C101 flexible link adaptor, will allow links to be interfaced to peripheral buses and devices. Also the IMS C100 system protocol converter allows IMS T9000 and IMS C104 devices to be connected to T2/T4/T8 series transputers, enabling systems to be constructed using the optimum mix of transputers for processing power, communication bandwidth and system cost.

The IMS C104 enables networks to be built which effectively emulate a direct connection between each of the devices in the system, and removes the need for through-routing software. In the absence of any contention for a link output, the packet latency will be less than 1µ second through each IMS C104.

A message on a IMS C104 communication system is transmitted as a sequence of packets. To enable packets to be routed, each packet has a header at the front which contains routing information. The IMS C104 uses the header of each incoming packet to determine the link to be used to output the packet. Anything after the header is treated as the packet body until the packet terminator is received. This enables the IMS C104 to transmit packets of arbitrary length.

In most packet switching networks complete packets are stored internally, decoded, and then routed to the destination node. This causes relatively long delays due to high latency at each node. To overcome this limitation, the IMS C104 uses wormhole routing, in which the routing decision is taken as soon as the routing information, which is contained in the packet header, has been input. Therefore the packet header can be received, and the routing decision taken, before the whole packet has been transmitted by the source. A packet may be passing through several nodes at any one time, thereby pipelining the transmission of the packet. The term wormhole routing comes from the analogy of a worm crawling through soil, creating a hole that closes again behind its tail. Wormhole routing is invisible as far as the senders and receivers of packets are concerned, its only effect is to minimize the latency in message transmission.

The algorithm which makes the routing decision is called interval labelling, which is complete, deadlock free, inexpensive and fast. Each destination in a network is labelled with a number, and this number is used as the destination address in a packet header. Effectively, each of the 32 links on a routing switch is labelled with an interval of possible header values, and only packets whose header value falls within that interval are output via that link. Thus the header specifies a particular link along which to transmit the packet. Consecutive links may be programmed to be ‘grouped’, so if a packet is routed to an output link which is busy it will automatically be routed along any other link in the group which is available. In this way performance can be optimized by allowing packets to be routed to any one of several outputs, depending on which link in the group is the first to become available.

The IMS C104 can be programmed so that the output link selected by the router is independent of the input link on which the packet arrives. Alternatively the IMS C104 can be programmed so that some link inputs are mapped to a specific set of link outputs. This can be used to enable independent networks to be implemented with the same IMS C104 with complete security.

The IMS C104 can be programmed so that certain header ranges are marked as invalid in which case packets whose headers fall within this range are discarded. This can be used to enforce security in multi-user networks.

42 1470 03 June 1993
To eliminate network hot spots, the IMS C104 can optionally implement a two phase routing algorithm. This involves every packet being first sent to a randomly chosen intermediate destination; from the intermediate destination it is forwarded to its final destination. This algorithm, referred to as *Universal Routing*, is designed to maximize capacity and minimize delay under conditions of heavy load.

Usually packets are routed through the IMS C104 unchanged. However a flag can be set in the specified output link, in which case the header of the packet is discarded. Each link output of the IMS C104 can be programmed to delete the header of a packet, revealing a second header to route the remainder of the packet to the next destination device. This assists in the modular and hierarchical composition of routing networks and simplifies the labelling of networks.

The IMS C104 is controlled and programmed via a control link. The IMS C104 has two separate control links, one for receiving commands and one to provide daisy chaining. The control links enable networks of IMS T9000 transputers and IMS C104s to be controlled and monitored for errors. The control links can be connected into a daisy chain or tree, with a controlling processor, such as an IMS T9000, at the root.

A set of tools is available to support the configuration of IMS T9000 systems. The tools provide support for the configuration and initialization of networks consisting of IMS T9000 processors and IMS C104 routing switches. Refer to *The T9000 Development Tools Preliminary Datasheets (document number 72-TRN-249-00)* for further details.
2 Overview

2.1 Communication on IMS T9000 transputers

Communication between processes on one IMS T9000 transputer takes place over software channels. Communication between processes on different processors takes place over virtual channels. Multiple virtual channels are multiplexed onto each physical link by a communications processor within the IMS T9000. The links use a protocol which supports virtual channels and dynamic message routing, and provides a high data bandwidth.

Each message is split into a sequence of packets, and packets from different messages may be interleaved over each physical link. Interleaving packets from different messages allows any number of processes to communicate simultaneously via each physical link. Communication channels can be established between any two processes regardless of where they are physically located, or whether the channels are routed through a network. Thus, programs can be independent of network topology.

In order that packets which are parts of different messages can be distinguished by the transputer which receives them, each packet contains a header which identifies a virtual input channel of the receiving transputer. The packet header is also used to route the packet through a network. Bytes following the header are treated as the data section of the packet until a packet termination token is received. A packet termination token is either an EOP (end of packet) token or an EOM (end of message) token. The maximum length of data in each packet which the IMS T9000 can transmit is 32 bytes. All but the last packet of a message contains the maximum amount of data; the last contains the maximum amount of data or less.

The communications processor within the IMS T9000 enforces a high-level protocol on each virtual channel. To maintain synchronized communication, and to ensure that no data is lost, each packet of data sent along a virtual channel must be acknowledged before the next is sent. The last packet must be acknowledged before the outputting process is rescheduled. Data packets on a virtual channel are acknowledged by the communications processor by sending acknowledge packets on another virtual channel back to the processor which sent them. Acknowledge packets are packets containing no data and which are always terminated by an EOP token. This acknowledgement is processor-to-processor and is transparent to intermediate network components.

![Packet Structure](image)

Figure 2.1 Structure of a packet on links

Virtual channels always occur in pairs between pairs of communicating processors, with one virtual channel in each direction. If a message is being communicated in one direction the virtual channel in the opposite direction is used to return acknowledge packets to the sender. The associated pair of virtual channels is referred to as a virtual link. A virtual link can transfer messages in both directions at the same time with data packets and acknowledge packets being interleaved on both of the virtual channels.
Because virtual channels are always paired in this way it is not necessary to include source information in the packets. Thus packet headers need only represent their destinations.

2.2 Communication on an IMS C104 system

A message on an IMS C104 communication system is transmitted in exactly the same way as described above, i.e. as a sequence of packets. The IMS C104 uses the header of each incoming packet to determine the link to be used to output the packet. Anything after the header is treated as the packet body until the packet terminator is received. This enables the IMS C104 to transmit packets of arbitrary length.

The IMS C104 is able to accept packets with headers 1 or 2 bytes long. Each link can be programmed to input either 1 or 2 byte headers by setting the HeaderLength flag in the PacketMode0-31 registers (see section 5.2.1, page 26). If 2 byte headers are expected, the least significant 8 bits are equal to the first byte received, and the most significant 8 bits are equal to the second byte received (little-endian convention). If 1 byte headers are expected, the most significant 8 bits of the header value are 0, and the least significant 8 bits are equal to the received byte. Note that if the HeaderLength flag is set so that the IMS C104 expects a two byte header and only one byte is received before the packet terminates, an error is flagged and the packet is discarded.
3 Operation of IMS C104 networks

A single IMS C104 can be used to connect up to 32 IMS T9000 transputers that are not directly connected to each other. The IMS C104 can also be connected to other IMS C104s to make larger and more complex switching networks, linking any number of IMS T9000 transputers, link adaptors, and any other devices that use the link protocol.

An IMS C104 network consists of one or more IMS C104 routing devices connected together by bi-directional links. Each device is called a node of the network. Some links of the network are connected to the exterior of the network, to transputers or to another network. These links are called terminal links.

The purpose of a communication network is to support efficient and reliable communication between processes. Consequently, an essential property of a communications network is that it should not deadlock. Deadlock can occur in most networks unless the routing algorithm is designed to prevent it. For example, consider the square of four nodes shown in figure 3.1a. If every node attempts to send a packet to the opposite corner at the same time, and the routing algorithm routes packets in a clockwise direction, then each link becomes busy sending a packet to the adjacent corner and the network becomes deadlocked.

Deadlock is a property of the network topology and the routing algorithm used and can be avoided by choosing networks for which deadlock-free wormhole routing algorithms exist. Instead of routing packets in a clockwise direction, the deadlock-free algorithm routes two of the packets anti-clockwise. Since the links are bi-directional this allows all of the packets to be routed without deadlock, as illustrated in figure 3.1b.

In order to support the efficient routing of packets through a network the IMS C104 implements a complete deadlock-free routing algorithm in hardware. The component parts of the algorithm are described in the following sections.

3.1 Wormhole routing

In most packet-switching networks each routing switch inputs the whole of a packet, decodes the routing information, and then forwards the packet to the next node. This is undesirable in transputer networks because it requires storage for packets in each routing switch and it causes long delays between the output of a packet and its reception.

1. Deadlock is a state where further progress is impossible.
The IMS C104 uses wormhole routing (figure 3.2) in which the routing decision is taken as soon as the header of the packet has been input. If the output link is free, the header is output and the rest of the packet is sent directly from input to output without being stored. If the output link is not free the packet is buffered. The packet header, in passing through a network of IMS C104s, creates a temporary circuit through which the data flows. As the end of the packet is pulled through, the circuit vanishes. The wormhole analogy is based on the comparison with a worm crawling through sandy soil, which creates a hole that closes again behind its tail.

![Diagram of wormhole routing](image)

Figure 3.2 Wormhole routing

The implications of wormhole routing are that a packet can be passing through several IMS C104s at the same time, and the header of the packet may be received by the destination before the whole packet has been transmitted by the source. Thus latency is minimized.

Wormhole routing is invisible as far as the senders and receivers of packets are concerned. Its major effect is to minimize the latency in the message transmission.

Note that if a packet is transmitted from a link running at a higher speed than the link on which it is received, there will be a loss of efficiency because the higher speed link will have to wait for data from the slower link. In most cases all the links in a network should be run at the same speed.

### 3.1.1 Buffering

To exploit the full bandwidth of the internal pathways on the IMS C104 there is buffering on each path through the device. The buffering is fully handshaken FIFO buffering with minimal latency.

### 3.2 Interval labelling

Wormhole routing requires an efficient routing strategy to decide which link a packet should be output from. The IMS C104 uses a routing scheme called interval labelling, whereby each output link of an IMS C104 is assigned a range, or interval, of labels. This interval contains the number of all the terminal nodes (i.e. IMS T9000 transputer, gateway to another network, peripheral chip, etc) which are accessible via that link. As a packet arrives at an IMS C104 the selection of the outgoing link is made by comparing the header label with the set of intervals. This is illustrated in figure 3.3. The intervals are contiguous and non-overlapping and assigned so that each header label can only belong to one of the intervals. The output link associated with the interval in which the header label lies is the one selected. In the example the incoming header contains the value 154, which lies between 145 and 186, so the packet is output along link 8.
Figure 3.3 Interval labelling

Figure 3.4 gives an example of interval routing for a network of two IMS C104's and six IMS T9000 transputers. The example shows six links, one to each transputer, labelled 0 to 5. The interval contains the labels of all nodes accessible via that link. The interval notation [3,6) is read as meaning that the header label must be greater than or equal to 3 and less than 6. If the progress of a packet with the header label 4 is followed from IMS T9000₁ then it is evident that it passes through both IMS C104s before leaving on the link to IMS T9000₄.

Figure 3.4 Interval routing

It is possible to label all the major network topologies such that packets follow an optimal route through the network, and such that the network is deadlock free. Optimal, deadlock free labelings, which will be provided to customers, are available for grids, hypercubes, trees and various multi-stage networks. A few topologies, such as rings, cannot be labelled in an optimal deadlock free manner. Although they can be labelled so that they are deadlock free, this is at the expense of not using one or more of the links, so that the labelling is not optimal. Optimal deadlock free labelings exist if one or more additional links are used.

Interval routing ensures that each packet takes the shortest route with low control overhead, and that all packets reach their destinations. The transfer of a packet between one pair of links does not affect the data rate for another packet passing between a second pair of links. The hardware required to implement
Interval routing is simple, enabling many routing decisions to be made concurrently, thus providing a high rate of packet processing.

Interval routing is implemented on the IMS C104 by interval selector units. There is one interval selector unit per input link, which performs the routing decision for each packet arriving on the link. An interval selector unit effectively consists of 36 base and limit comparators (see figure 3.5).

![Diagram of interval selector registers](image)

**Figure 3.5 Interval selector registers**

Each comparator is connected to a pair of programmable interval separators, except the lowest whose base is fixed at zero. Each interval separator (Separator1-36) is connected to the limit of one comparator and the base of the next comparator, except the top one (Separator36) which is connected to the limit of the top comparator only. The Separator1-36 register bit fields must be programmed with a set of unsigned 16 bit values ascending from zero. Thus the intervals are non-overlapping and each header value can only belong to one of the intervals. This sets the interval for each link. Any link can be assigned to any interval. The output of each comparator is connected to a register bit field (SelectLink). The SelectLink bit field contains the number of the associated output link. The link is selected for output if the packet header is greater than or equal to the base and less than the limit value of the adjoining comparator. Once the path through the crossbar is set the tokens are passed through until an EOP or EOM terminator token is detected.

Each Interval register has two flags: Discard and Invalid. The Invalid bit designates whether packets whose headers fall into the interval below the separator should be discarded (with the generation of an
Invalid Header’ error). This is used to ensure security in multi-user networks, see section 3.4.1. If the Invalid bit is set the value of the Discard bit is irrelevant. If the Invalid bit is not set, the Discard bit designates whether headers falling into the interval below the separator should be discarded. This is used in the implementation of Universal Routing; see section 3.6. Note that if the Discard bit or the Invalid bit is set, the value of the corresponding SelectLink field is arbitrary, since it will never be used.

Note that if two successive separator values are the same, this forms a null interval. If one or more null intervals occur below a non-null interval (note that the topmost interval Interval36 can never be null), they must all have the same values in their SelectLink, Discard and Invalid fields.

If the HeaderLength flag is 0 (i.e. the IMS C104 is set to input 1 byte headers), all Separator fields must contain values in the range 0 to 255 inclusive. If it is required to use the header value 255 (the maximum possible with one byte) then the Interval36 register must be used, rather than programming any of the Separator fields of the Interval1 to Interval35 registers with a value in excess of 255.

Note: more than one Discard or Invalid bit may legitimately be set, and two or more SelectLink fields may have the same value.

Further details on the Interval registers are given in section 5.2.1.

3.3 Multiple networks

System wide communication can be provided by connecting each transputer to a single routing network via one or more of its links. However, as each transputer has several links it can be connected to several different networks. These can be completely distinct networks, or simply logical sub-networks of one network of IMS C104s. The use of multiple networks can provide the following:

- Separate networks for different priority messages. The link protocol does not provide any support for associating a priority with a packet. This can be supported by providing a separate network for each required message priority.
- Separate networks for identified concurrent data streams in a system designed for a specific application.
- Separate networks for data and control messages.

3.4 Security in networks

The IMS C104 can provide a mapping between the value of the incoming packet header and the output link on which it will be forwarded, which is independent of the link on which the packet is received. This can be achieved by programming the Interval registers identically for each link. The IMS C104 is then logically a single entity. However, the Interval registers can be programmed and devices labelled to ensure that every packet arriving on a particular link takes a set route through the network.

3.4.1 Use of the Invalid flag

The IMS C104 can be programmed so that certain header ranges are marked as 'invalid' in which case packets whose headers fall within this range are discarded. This can be used to forbid routing of packets with headers in certain ranges. Associated with each interval is an Invalid flag. If a header of an incoming packet falls within an interval which has its Invalid flag set, the packet is discarded and an ‘Invalid Header’ error is generated.

Note that, if the number of destination labels in the system is less than the range of headers being used (256 or 64k) then at least one interval should have its Invalid flag set to trap illegal headers, whether the system is multi-user or not.

3.4.2 Partitioning of IMS C104s for use in parallel networks

In some circumstances, where the IMS C104 is to be connected to two or more different networks, it is advantageous for the IMS C104 to be treated as two or more independent devices. For example, a single
IMS C104 could be used for access to both a data network and a control network (see figure 3.6). This can be implemented by partitioning the IMS C104. The links of the IMS C104 can be divided into disjoint sets, called partitions, with the Interval registers of every link in each partition programmed identically.

Complete security is achieved provided that, in each partition, no SelectLink field of any Interval register contains the number of a link in another partition, and no link group crosses any partition boundary. Within each partition, all the HeaderLength flags (which set the header length to 1 or 2 bytes for each link, see section 3.5) must be the same, and the RandomBase and RandomRange registers should be the same for all links in the partition which are set to random header generation mode (see section 3.6).

Partitioning provides economy in small systems, where using an IMS C104 solely for the control network is not desired.

![Diagram of network setup](image)

**Figure 3.6** Using partitioning to enable one IMS C104 to be used by two different networks
3.5 Modular composition of networks using header deletion

To assist in the modular composition of routing networks the IMS C104 contains a hardware mechanism to implement header deletion. Each link output of the IMS C104 can be programmed to delete the header of a packet before transmitting the remainder of the packet. This exposes a further header which is used by the destination device.

Associated with each link output is a HeaderDeletion flag (contained in the PacketMode register, see section 5.2.1). When the HeaderDeletion flag is set to 1, the header of the packet which is being output through the link is discarded and the remainder of the packet forwarded to its destination. The number of bytes which are deleted depends on the setting of the HeaderLength flag: if this is 0, one byte is deleted; if it is 1, two bytes are deleted.

If there are no data bytes following the deletion of the header (i.e. only a termination token), the termination token is also discarded and a 'null packet' error is signalled. Note that this applies even if the link is inactive and the associated DiscardOnError flag is set, in which case the packet is discarded anyway. The DiscardOnError flag is used when an error has occurred on the link, see section on Errors page 23 for further details.

The benefits achieved by header deletion are:

1. Simplified labelling of systems, by separating out the task of labelling networks from that of identifying virtual channels on IMS T9000 transputers.
2. Removal of the limit of a maximum of 64K virtual channels per system.

Figure 3.7 illustrates how header deletion is used to simplify the labelling of systems by separating out the task of labelling networks from that of identifying virtual channels on IMS T9000 transputers. Figure 3.7(a) shows a system of 256 IMS T9000 transputers connected by a network of IMS C104s. All of the link inputs in the system are programmed to receive 2 byte headers. The IMS C104 interval routing tables and IMS T9000 headers (stored in the IMS T9000) are programmed to support 256 virtual channels connected to each IMS T9000 transputer, with the header values allocated as shown in figure 3.7(a).

Figure 3.7(b) shows the same system but with all the link inputs in the system programmed to receive 1 byte headers, and with the terminal links of the IMS C104 network programmed to delete headers. Note that the IMS T9000 transputer and the IMS C104 can both be configured to accept headers which are 1 or 2 bytes long. A packet is now transmitted with a header consisting of two 1 byte sub-headers. It should be noted that as far as the IMS C104 is concerned the packet has just one header, any subsequent sub-headers are treated as part of the data body of the packet. The first 1 byte sub-header routes the packet across the network to the terminal link which the packet is to be sent out of; the terminal links being numbered from 0 to 255 as shown. This header is deleted as the packet leaves a terminal link of the network. The second 1 byte sub-header is then exposed, and is interpreted by the destination IMS T9000 transputer to identify the target virtual channel.
(a) labelling the system with 2 byte headers

(b) labelling the system with two 1 byte headers

Figure 3.7 Header deletion used to separate network labelling and virtual channel identification.

In this manner header deletion allows network routing information to be separated out from the identification of virtual channels on IMS T9000 transputers. A first header is used to route the packet across a network to a terminal link, and a second header is used to identify a virtual channel within the destination transputer. The use of two 1 byte headers also decreases latency.

The total number of virtual channels in the system shown in figure 3.7 has not been increased, as headers are still 2 bytes long in total. However, the total number of virtual channels in the system can now be increased by programming the links on the IMS T9000 transputers to accept 2 byte headers (whilst the IMS C104s still accept 1 byte headers).

In this case a packet is transmitted with a header consisting of a 1 byte sub-header and a second 2 byte sub-header. As before, the first 1 byte sub-header routes the packet across the network and is deleted as the packet leaves a terminal link of the network, thus exposing the second 2 byte sub-header which allows 64K separate virtual channels to be identified on the destination IMS T9000 transputer. Header deletion thereby removes the limit of 64K virtual channels in a total system, and replaces it with the less constraining limit of 64K virtual channels on each IMS T9000 transputer.

Header deletion also allows networks to be connected together, as shown in figure 3.8. In this example a packet is routed through two networks and then to a virtual channel on an IMS T9000 transputer. All of
the terminal links of the two networks are set to header deletion mode. Figure 3.8 shows the header as it is routed through the network. The header of the packet in this case is made up of three concatenated sub-headers. The first sub-header routes the packet across the first network and is deleted as the packet leaves the terminal link of the network. The second sub-header routes the packet across the second network in the same way. Finally the third header is exposed to identify the destination virtual channel on the IMS T9000 transputer. This can be applied to hierarchically constructed networks, in which case the sub-headers are similar to the local/national/international hierarchy of telephone numbers.

In the case in which each IMS C104 is treated as a separate network and has its link outputs set to header deletion mode, packets can be explicitly steered across a network. This is at the expense of having 1 byte of header for each IMS C104 traversed.

![Diagram showing hierarchical composition of networks using header deletion](image)

**Figure 3.8 Hierarchical composition of networks using header deletion**

A major advantage of extending the capabilities of the IMS C104, through header deletion, is that headers can be minimized for small systems, thus optimizing network latency and network bandwidth, whilst still enabling more complex, larger, systems to be constructed efficiently.

### 3.6 Hot spot avoidance – universal routing

The routing algorithms described so far provide efficient deadlock free communications and allow a wide range of networks to be constructed from a standard router. Packets are delivered at high speed and low latency provided that there are no collisions between packets travelling through any single link.
Unfortunately, in any sparse communication network, some communications patterns cannot be realized without collisions. A link over which an excessive amount of communication is required to take place at any instant is referred to as a *hot spot* in the network, and results in packets being stalled for an unpredictable length of time.

To eliminate network hot spots, the IMS C104 can optionally implement a two phase routing algorithm. This involves every packet being first sent to a randomly chosen intermediate destination; from the intermediate destination it is forwarded to its final destination. This algorithm, referred to as *Universal Routing*, is designed to maximize capacity and minimize delay under conditions of heavy load. (This has been proven by simulations and theory. Refer to 'A scheme for fast parallel communication' SIAM J. of Computing, 11 (1982) 350-361). It trades this off against best case performance in an empty network.

Each input link of an IMS C104 can be set to random header generation mode by setting the Randomize flag in the PacketMode0-31 registers. If this flag is 1 each arriving packet is routed depending on a pseudo-randomly generated header of length one or two bytes (depending on the HeaderLength flag of the link). The header is generated within a range determined for each link by two 16-bit unsigned programmable registers, RandomBase and RandomRange. Headers are generated in the range RandomBase to (RandomBase + RandomRange - 1) inclusive. The seed of the pseudo-random sequence for each link is loaded into the register RandomSeed. Note that these registers must be loaded with known values in order to ensure repeatable behavior. Also, no two RandomSeed registers should be loaded with the same value, nor should any be loaded with a zero value.

Note that no random headers will be generated until a configuration write is performed to the ConfigComplete register (see section 5.2.4). Note also that all links for which the Randomize flag is set must have their RandomBase, RandomRange and RandomSeed correctly set before a write is made to the ConfigComplete register, otherwise random headers may be generated from the wrong range.

Note that it is usual for all links of the IMS C104 which have their Randomize flag set to have the same values in their RandomBase and RandomRange registers. Different links may have different values in these registers if the IMS C104 is partitioned into two or more logical devices; see section 3.4.2.

Associated with each interval is a Discard flag in the Interval1-36 registers. The Discard flag is set to indicate that the randomly generated header has reached its intermediate ‘random’ destination. The interval with its Discard flag set is called the ‘portal’ interval. If the input header is indicated as belonging to a portal interval the header is discarded, revealing the final destination header.

It is the combination of the random header generation mechanism and the Discard flags which enables the Universal Routing algorithm to be implemented in a single network of IMS C104s. The Randomize flag is set for each link entering the network, for example from a transputer. The random header effectively designates one of the IMS C104s of the network, to which the packet is routed. At the intermediate IMS C104 the randomly generated header will correspond to the portal interval in which the Discard flag is set, and therefore it will be discarded. This reveals its original destination header which is used to route the packet out of the network.

If none of the Discard flags are set, the portal mechanism is disabled.

Note that it is possible that the randomly generated header will fall into a ‘portal’ interval immediately, in which case it is discarded at once and not transmitted. This corresponds to the randomly chosen intermediate IMS C104 happening to be the one through which the packet enters the network.

The deletion of the random header associated with universal routing is different to that of the operation of header deletion mode, as described in section 3.5 above. Header deletion mode deletes headers as the packet is forwarded along an output link, whereas header deletion associated with universal routing occurs when the random header of a packet entering the IMS C104 on an input link is determined to be within the portal range.

In order to ensure that deadlock does not occur the two phases of routing must use completely separate links. This is achieved by assigning destination headers and random headers from distinct intervals. All links in the network must be considered to be either destination or random links. The intervals associated with a given link on an IMS C104 must be a sub-interval of the destination or random header range as appropriate.
Effectively this scheme provides two separate networks; one for the randomizing phase and one for the destination phase. The combination will be deadlock free if the separate networks are deadlock free.

Universal routing can be beneficially applied to a wide variety of network topologies, including hypercubes and arrays. There are a small number of network topologies where universal routing is not always beneficial, as it can prevent highly optimal routings through the network being utilized.

3.7 Grouping of output links

The IMS C104 implements *grouped adaptive routing*, whereby consecutive output links can be grouped so that packets routed to the first link of the group will be sent down any free link in the group, depending on which is the first link to become available. This achieves improved network performance in terms of both latency and throughput.

Figure 3.9 gives an example of grouped adaptive routing. Consider a message routed from C104₁, via C104₂, to T9000₁. On entering C104₂ the header specifies that the message is to be output down Link₅ to T9000₁. If Link₅ is already in use, the message will automatically be routed down Link₆, Link₇ or Link₈, dependent on which link is available first.

The links can be configured in groups by setting the ContinueGroup bit in each of the PacketMode0-31 registers (see section 5.2.1). Each ContinueGroup bit corresponds to a link and can be set to 0 (Start) to begin a group or 1 (Continue) to be included in a group, as shown in figure 3.9. Note that setting the ContinueGroup flag of every link to 0 effectively disables the grouping feature.

Note that the information in the ContinueGroup bits is not used to form output groups until a configuration write to the ConfigComplete register occurs (see section 5.2.4).

When an incoming packet is directed out of a link which is the start of a group it is in fact being directed to any link in the group. Any output of that group whose link is active may respond to the request and transmit the packet. If two or more outputs are available or become available at the same time, only one of them will respond to the request. Note that it is illegal to select a link for output which is not the start of a group. Each link in a group will output one packet before any link in the group outputs a second packet.

If there are more input packets directed to an output group than there are output links in the group, the 'excess' inputs requesting an access are stalled. As soon as one of the output links in the group becomes free, one of the stalled inputs is granted access to that output. The arbitration is fair, such that if several inputs are stalled waiting for the same output group, each waiting input will transmit one packet before any of the inputs transmits a second packet.
Settings of the ContinueGroup bit in the PacketMode0-31 registers for C1042

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Start (0)</td>
</tr>
<tr>
<td>1</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>2</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>3</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>4</td>
<td>Start (0)</td>
</tr>
<tr>
<td>5</td>
<td>Start (0)</td>
</tr>
<tr>
<td>6</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>7</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>8</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>9</td>
<td>Start (0)</td>
</tr>
<tr>
<td>10</td>
<td>Continue (1)</td>
</tr>
<tr>
<td>11</td>
<td>Start (0)</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>31</td>
<td>Start (0)</td>
</tr>
</tbody>
</table>

Figure 3.9  Grouped adaptive routing
IMS C104 functional description

The IMS C104 consists of the main functional blocks shown in figure 4.1. The IMS C104 has thirty-two data DS-Links and two control links. Each of the thirty-two data DS-Links have their own packet processing hardware.

Each data link is connected to a packet processor. The token stream received on the link is passed to the packet processor and interpreted as a sequence of packets. Each packet processor consists of the following blocks: interval selector; random header generator; header buffer and header stripper.

The stream of tokens received on each link is interpreted as a stream of independent packets. Each packet is either output through one of the thirty-two links or discarded. The header determines which link the packet is to be transmitted from. If the specified link is not busy the packet is transmitted immediately without being buffered. If the link is busy as much data as possible will be buffered before data flow is stalled until the output link becomes available.

The interval selector contains the interval registers and comparators. The header of each packet arriving on the link is forwarded to the interval selector. Dependent on the setting of the interval selector registers and the label of the header, the packet is processed in one of the following ways:

- The header is compared to the intervals and the output link from which the packet is to be forwarded is selected (from the SelectLink bit field of the Interval register). The entire packet is routed unchanged out of the selected link.
- The link to which the packet is routed has its associated HeaderDeletion flag set. The header of the packet is discarded and the remainder of the packet forwarded to its destination.
- The header is compared to the intervals, an error has occurred on the output link selected (or the selected link has not been started) and the associated DiscardOnError flag is set in the PacketMode register. The entire packet is discarded.
- The interval into which the header falls has its associated Invalid flag set. The entire packet is then discarded and an 'Invalid Header' error is generated.
- The link input on which the packet arrives has its Randomize flag set. A 'Request' signal is sent to the random header generator, which produces a random header which is added to the front of the existing header. The random header is then forwarded to the interval selector and an output link is selected to route the packet to a random node.
- The interval into which the header falls has its associated Discard flag set. This indicates that the header falls within the portal interval (i.e. the random header has reached its random intermediate destination). The 'Discard' signal is sent to the header buffer telling it to discard the header. In this case the output of the ladder of comparators is not sent to the crossbar and the next 1 or 2 bytes of data (dependent on the HeaderLength flag) is taken as the new header and is again processed using the interval labelling algorithm.

The random number generator generates a pseudo-random sequence of headers from a programmed range for implementing the Universal Routing algorithm.

The header stripper can delete the first header of each packet routed out through the link. This is dependent on whether the HeaderDeletion bit of the PacketMode0-31 register is set.

The link modules accept requests for data from the header buffer and make requests for data from the header stripper. The streams of data into the header buffer and out of the header stripper are handshaken so there is no chance of buffer overflow or overwriting of data.

The crossbar is an array of switches which connect datapaths in one direction and the corresponding control signals in the other direction. It contains arbitration circuitry which permits one of each configured group of outputs to grant a request made by an input to the start of the group.
The control unit contains two control links (CLink0 and CLink1). Commands can be received on CLink0 and responses and error messages returned. These commands can be used to reset the device and to read and write the configuration registers in the subsystems. CLink1 is provided to allow a series of devices to be daisy-chained and thereby all controlled over one link.

Figure 4.1 IMS C104 functional block diagram
5 Control of the IMS C104

The IMS C104 is controlled and programmed via the control links. Messages sent to the IMS C104 allow its configuration registers to be set and read. The registers can be accessed via CPpeek and CPoke command messages sent along the control links and control the interval selector, the random number generator and the links.

This chapter describes the control links and the control commands which can be sent and received. It then describes the functionality to be controlled by the configuration registers.

5.1 Control links

The control links on the IMS C104 allow a separate control network to be used to assist in configuring, error handling and resetting of components connected in a system, even in the presence of errors on the data communications links in the network.

The IMS C104 has two bidirectional control links; CLink0 and CLink1. They use the same electrical and packet level protocols as the communication DS-Links, (Link0-31, see chapter 6). Thus, an IMS C104 can be connected by its control link to a data DS-Link of a controlling IMS T9000 transputer and the IMS T9000 can issue commands to the IMS C104.

All communications with the controlling processor are via CLink0. The IMS C104 is programmed via commands along CLink0. CLink1 provides a daisy-chain link, allowing a simple physical connectivity to be used for controlling networks.

![Diagram of communication between the controlling process and the IMS C104](image)

The control links can be connected into a daisy chain or tree, with a controlling processor at the root. Figure 5.2 shows daisy-chained IMS C104's connected to one of the data DS-Links of a controlling IMS T9000 transputer, each IMS C104 has thirty-two data DS-Links but is shown as having just five data links for clarity.
In order to establish the virtual channels between the controlling processor and each node, a label and return address must be given to each node. The label is used to establish whether or not a packet arriving on CLink0 is for that node and if not the packet is forwarded down CLink1, if active, until it reaches its destination. If CLink1 is not active the packet is discarded and a 'Control Protocol Error' message is sent (see page 23 for details on error messages). Any output must be prefixed by the return header in order to identify the node of origin to the controlling process, and to route the message through any IMS C104s used in the control network.

This provides a separate network of virtual channels between the controlling processor and the individual nodes of the application network. The control network is in effect a root node with a single virtual link to each node of the application network.

5.1.1 Commands

A high level protocol is defined for the controlling network to allow the devices to issue commands to, and receive responses from, other devices in the network. Commands are sent as packets with the first byte after the header containing a command code, which may be followed by additional data.

The following section details the command messages which can be sent from a controlling process (for example an IMS T9000) to the IMS C104.

Each command packet is acknowledged by an acknowledge packet which is a packet containing no data and terminated by an EOP token, see section 2.1. The exception to this is the RecoverError command which can be sent even if no acknowledge for the previously sent packet has been received. In addition the higher level control protocol requires that all command messages are acknowledged by a response message before the controlling process can send another command message to the same device, so appropriate responses must be generated by the IMS C104. However, the exceptions to this are the Reset and RecoverError command messages which may be sent before the handshake for the previous command has been received.

The response message can contain the result of a CPeek or Identify command, or it may be simply a handshake code corresponding to the command message. Each such message is preceded by the return header and followed by an EOM token. Command response codes are the same as the command codes except with the top bit inverted. Some of the handshake messages include a status byte which indicates whether the received command was valid as defined below.

- Status byte has value 0 if command is valid.
- Status byte has value 1 if command is invalid or has failed for some reason.
Figures 5.3 and 5.4 show the command packets received by the IMS C104 and the handshake packets returned to the controlling process respectively. Note that the IMS C104 data links can receive headers of 1 or 2 bytes. Header labels of command packets are always 2 bytes, therefore an IMS C104 which is through routing command packets must be configured to accept 2 byte headers.

Start

This command programs the label and the return header of the IMS C104 in order to establish the virtual link between the controlling process and the IMS C104. The header of the first command received after power-up is taken by the control system as the ‘label’ for the IMS C104 and all subsequent messages with the same header are interpreted by the IMS C104. Therefore the first command sent should always be a Start command. Messages with a different header are forwarded via CLink1 to the next device in the daisy-chain, if possible, otherwise they are discarded and a ‘Control Protocol Error’ message is sent (see page 23 for details on error messages).

The return header is 2 bytes long, with byte 0 being the first byte transmitted following the command code. Note that if this command is used to re-program the return header, the acknowledge for the command message packet will be sent with the old header, whilst the handshake will be sent with the new header.

The Start command must be the first command received. If an error occurs before the first Start command is received, the StartHandshake will be returned before the Error message is sent.

Reset

This command resets the IMS C104. The Reset command message includes a ‘level’ parameter. The level of reset is encoded in the ‘level’ byte of the command message. A ResetHandshake with a success status indicator (0) is sent on completion if the reset level is valid.

Note that a Reset command may cause a handshake for a previously transmitted command to be: terminated prematurely (with an EOM token); completed with a failure status; or suppressed entirely.

See chapter 7 for more information on reset levels.

Identify

The Identify command message causes the IMS C104 to respond with a handshake containing an identifier unique to the device type. This can be used to check the contents of a network. The lower 16 bits of the identifier are the same as the contents of the DeviceID register (see section 5.2.4); the upper 16 bits are zero.

RecoverError

This command is used in error recovery on the control links (see table 5.1). It restores the protocol after a link error in the control link system. Note that if there is an unhanded error, the RecoverError handshake will be returned before the error message is sent.

CPeek

The CPeek command includes a 2 byte address which points to a register in the configuration address space. The handshake message returns the value stored at the given address. If the address is invalid the handshake message returns an invalid status.

C Poke

The CPoke command includes a 2 byte address and 4 bytes of data. It is used to set the value of a configuration register. It writes the data to the configuration space register at the given address. If the address contained in the command message was invalid the status byte of the handshake message indicates failure.

Note, some configuration registers do not have a value, but writing to them causes some action to occur.
Figure 5.3 Control link command packets received by the IMS C104 on CLink0
Errors

The IMS C104 can send an Error message to the controlling process to indicate that an error has occurred. The Error message contains an error code which determines the cause of error, as given in table 5.1. The error codes are contained in the first byte which accompanies the error message. The second byte records the number of the link on which the error was detected. For control link errors this second byte has no meaning, and is zero. Note that an error detected on one link has no direct effect on the operation of other links.

All the error codes must be handshaken by the control processor with the ErrorHandshake command.

The behavior of the links themselves in response to errors is described in section 6.3. The occurrence of a link error makes the link inactive, and so the input half of such a link will not make any requests for output links until the link is restarted. Neither will the output half grant any requests by input links, unless the DiscardOnError flag is set for that link, in which case requests will be granted and the corresponding packets consumed until the link becomes active again. This enables systems which are robust against the loss of packets to avoid errors causing network blockages. The other types of error (Invalid header, Short packet, and Null packet) cause the offending packet to be discarded, but do not prevent the processing of subsequent packets.

The ErrorCode register contains the value of the most recent error.
5.1.2 Control links used to provide fan-out in a control network

The same electrical and packet protocols are used for system control as for data transfer allowing large concurrent systems to be programmed, monitored and debugged in a simple way using virtual links. Large systems can use IMS C104 routers in the control network to improve fan-out.

Figure 5.6 gives an example of a daisy-chained control link network in which the IMS C104 is used to route control link packets from the control processor to the application network. In this example the controlled application network consists of IMS T9000 transputers, and three data DS-Links of the IMS C104 are connected to the control links of the application network to provide fan-out of the controlling system. CLink1 is connected back to the IMS C104 by data DS-Link (Link0), and used to route messages back to the control processor. Note that header labels of command packets are always 2 bytes, therefore the IMS C104 must be configured to accept 2 byte headers. Note also that the IMS C104 must be configured, and its links started, before any control messages are sent to the IMS T9000s.
5.1.3 Control link speeds

After power-on the control links run at a default speed of 10 MHz; this can be changed by means of CPokes. The speed selection for control links is identical to that of the data DS-Links (see section 6.2), and the control links share the same master clock.

5.2 Programmable configuration register functionality

This section gives the format and function of all the registers in the IMS C104. The register addresses are given in chapter 8.

The registers enable the IMS C104 to be programmed and are loaded by means of CPoke commands received on CLink0.

Some register bits are marked undefined/INMOS reserved. The values returned from these bits on a configuration read is undefined. These bits should be set to 0 on a configuration write, unless otherwise stated, otherwise the behavior of the device is undefined.

Note that in the following bit field descriptions the lowest numbered bit is the least significant bit.
5.2.1 Packet processor registers

The functionality to be controlled by the packet processor configuration registers, and the associated bit fields are described below.

**PacketMode0-31**

The PacketMode0-31 registers (one for each of the thirty-two links) power up into a default state and may be re-programmed before or after the link has been started.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Randomize</td>
<td>Sets a given link input to random header generation mode. When set to 1, a random header is added to the front of each incoming packet.</td>
</tr>
<tr>
<td>1</td>
<td>ContinueGroup</td>
<td>Each bit can be set to 'start of group' or 'continuation of group'.</td>
</tr>
<tr>
<td>2</td>
<td>HeaderDeletion</td>
<td>Sets a given link output to delete header mode. When set to 1, the first byte of each packet is deleted.</td>
</tr>
<tr>
<td>3</td>
<td>DiscardOnError</td>
<td>Sets a given link to discard the packet if an error has occurred on the link. When set to 1, all packets directed to an inactive link will be discarded.</td>
</tr>
<tr>
<td>4</td>
<td>HeaderLength</td>
<td>Sets the header length to 1 or 2 bytes.</td>
</tr>
<tr>
<td>31:5</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.2 Bit fields in the packet mode (PacketMode0-31) register – one register per link

**PacketCommand0-31**

The PacketCommand0-31 registers (one for each of the thirty-two links) are write only and contain a bit which when set causes a reset of the associated packet processor and link.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reset</td>
<td>When set to 1 forces the link and packet processing logic into a reset state.</td>
</tr>
<tr>
<td>31:1</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.3 Bit fields in the packet command (PacketCommand0-31) register – one register per link

**Interval1-36**

There are 36 programmable interval registers per link, called Interval1 to Interval36. There is a nominal register Interval0, which is not programmable and always holds the value zero. Each of the registers Interval1 to Interval36 has four bit-fields.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>Separator</td>
<td>Sets the interval separator for each link.</td>
</tr>
<tr>
<td>16</td>
<td>Discard</td>
<td>Designates the portal interval. When set discards the whole packet.</td>
</tr>
<tr>
<td>17</td>
<td>Invalid</td>
<td>Designates an invalid interval.</td>
</tr>
<tr>
<td>22:18</td>
<td>SelectLink</td>
<td>Indicates the associated link from which the packet is to be output.</td>
</tr>
<tr>
<td>31:23</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.4 Bit fields in each of the interval (Interval1-35) registers for each of the 32 links

June 1993
The register `Interval36` has a nominal `Separator` value which is greater than any header representable in 16 bits. Its `Separator` field is not programmable. Note that whenever it is not required to use the maximum possible header value (this will be the case for all but the very largest systems), the `Interval36` register should have its `Invalid` bit set.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>Discard</td>
<td>When set discards the whole packet.</td>
</tr>
<tr>
<td>17</td>
<td>Invalid</td>
<td>Designates an invalid interval.</td>
</tr>
<tr>
<td>22:18</td>
<td>SelectLink</td>
<td>Indicates the associated link from which the packet is to be output.</td>
</tr>
<tr>
<td>15:0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31:23</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.5 Bit fields in the maximum interval (`Interval36`) register for each of the 32 links

**RandomBase0-31, RandomRange0-31 and RandomSeed0-31**

When the `Randomize` flag in the `PacketMode0-31` register is set, the link is in random header mode and each arriving packet is routed depending on a pseudo-randomly generated header. The header is generated within a range determined for each link by two 16-bit unsigned programmable registers, `RandomBase` and `RandomRange`. `RandomRange` must be $\geq 1$. Headers are generated in the range `RandomBase` to `(RandomBase + RandomRange - 1)` inclusive. Note that this sum is modulo $2^{16}$ and may wrap around zero. The seed of the pseudo-random sequence for each link is loaded into the register `RandomSeed` and must not be zero. Note that these registers must be loaded with known values in order to ensure repeatable behavior. Also, no two `RandomSeed` registers should be loaded with the same value.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>RandomBase</td>
<td>16 bit unsigned value of random header base level.</td>
</tr>
<tr>
<td>31:16</td>
<td>RandomRange</td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.6 Bit fields in the `RandomBase0-31` register — one register per link

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>RandomRange</td>
<td>16 bit unsigned value of random header range.</td>
</tr>
<tr>
<td>31:16</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.7 Bit fields in the `RandomRange0-31` register — one register per link

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>RandomSeed</td>
<td>Start of 16 bit pseudo-random sequence.</td>
</tr>
<tr>
<td>31:16</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.8 Bit fields in the `RandomSeed0-31` register — one register per link

Note that if the `RandomSeed` value is changed after the link has been started, the new value may not be used until a write to the `ConfigComplete` register (see table 5.16) has been performed.
5.2.2 Data DS-Link registers

Each of the 32 links has three registers, the LinkMode register, LinkCommand register and LinkStatus register. In addition the configuration space contains the DSLinkPLL register which contains the Speed-Multiply bit field (see section 5.2.4). This takes the 5 MHz input clock and multiplies it by a programmable value to provide the root clock for all the DS-Links.

The tables below describe the functionality of the DS-Links to be controlled, and the associated bit fields in the configuration registers. For more information on the meaning of these bit fields refer to the Data/Strobe links chapter 6.

Link0-31Mode

The Link0-31Mode registers (one for each of the thirty-two links) power up into a default state and may be re-programmed before or after the link has been started.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1:0</td>
<td>SpeedDivide</td>
<td>Sets transmit speed of the Link0-31 (see table 6.2). 00 = 1/1, 01 = 1/2, 10 = 1/4, 11 = 1/8</td>
</tr>
<tr>
<td>2</td>
<td>SpeedSelect</td>
<td>Sets the Link0-31 to transmit at the speed determined by the Speed-Divide bits as opposed to the base speed of 10 Mbits/s.</td>
</tr>
<tr>
<td>3</td>
<td>LocalizeError</td>
<td>Packets in transit at the time of an error will be discarded or truncated. When set false communication on the link stops until the link is reset.</td>
</tr>
<tr>
<td>4</td>
<td>1 (RESERVED)</td>
<td>This bit should be written as 1.</td>
</tr>
<tr>
<td>31:5</td>
<td></td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.9 Bit fields in the Link0-31Mode registers

Link0-31Command

The Link0-31Command registers are write only and contain four bits which when set cause a specific action to be taken by the DS-Link.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ResetLink</td>
<td>Resets the link engine of the Link0-31. The token state is reset, the flow control credit is set to zero, the buffers are marked as empty, the parity state is reset, and the link stops sending tokens.</td>
</tr>
<tr>
<td>1</td>
<td>StartLink</td>
<td>When a transition from 0 to 1 occurs Link0-31 will be initialized and commence operation.</td>
</tr>
<tr>
<td>2</td>
<td>ResetOutput</td>
<td>Sets both outputs of Link0-31 low.</td>
</tr>
<tr>
<td>3</td>
<td>WrongParity</td>
<td>The Link0-31 output will generate incorrect parity. This may be used to force a parity error on the device at the other end of the Link0-31.</td>
</tr>
<tr>
<td>31:4</td>
<td></td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.10 Bit fields in the Link0-31Command registers
Link0-31Status

The Link0-31Status registers are read only and contain six bits which contain information about the state of the DS-Link.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>LinkError</td>
<td>Flags that an error has occurred on the Link0-31.</td>
</tr>
<tr>
<td>1</td>
<td>LinkStarted</td>
<td>Flags that the output Link0-31 has been started and no errors have been detected.</td>
</tr>
<tr>
<td>2</td>
<td>ResetOutputComplete</td>
<td>Flags that ResetOutput has completed on the Link0-31.</td>
</tr>
<tr>
<td>3</td>
<td>ParityError</td>
<td>Flags that a parity error has occurred on the Link0-31.</td>
</tr>
<tr>
<td>4</td>
<td>DiscError</td>
<td>Flags that a disconnect error has occurred on the Link0-31.</td>
</tr>
<tr>
<td>5</td>
<td>TokenReceived</td>
<td>Flags that a token has been seen on the Link0-31 since ResetLink.</td>
</tr>
<tr>
<td>31:6</td>
<td></td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.11  Bit fields in the Link0-31Status registers

5.2.3  Control link registers

The link module hardware in each control link is identical to that in each data DS-Link. An equivalent set of configuration bit fields is provided in the CLink0-1Mode, CLink0-1Command and CLink0-1Status registers for the control links, as for the data DS-Links (see section 5.2.2).

5.2.4  System services registers

System services consists of a block of 5 configuration registers which contain control information and general information. The functionality to be controlled by the system services configuration registers, and the associated bit fields are described below.

DeviceID

The DeviceID register contains a 16 bit device identification code unique to the device. The value of the device identification code for the IMS C104 is in the range 384 to 399. The device identification code can also be read using the Identify command. This register is read only.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>DeviceID</td>
<td>Device identification code.</td>
</tr>
<tr>
<td>31:16</td>
<td></td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.12  Bit fields in the DeviceID register

DeviceRevision

The DeviceRevision register contains the revision of the device. It is a 16 bit read-only register.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:0</td>
<td>DeviceRev</td>
<td>Device revision.</td>
</tr>
<tr>
<td>31:16</td>
<td></td>
<td>INMOS reserved</td>
</tr>
</tbody>
</table>

Table 5.13  Bit fields in the DeviceRevision register

42 1470 03  June 1993
**ErrorCode**

The **ErrorCode** register is a 13 bit register used for debugging after a crash. It contains the value of the error code representing the most recently occurring error and the number of the link on which the error occurred. This register is read only.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>ErrorCode</td>
<td>Contains an error code which can be used for debugging after a crash. Refer to table 5.1, page 24 for the error code definitions.</td>
</tr>
<tr>
<td>12:8</td>
<td>LinkNumber</td>
<td>Number of the link on which the error occurred.</td>
</tr>
<tr>
<td>31:13</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.14  Bit fields in the **ErrorCode** register

**DSLinkPLL**

The **DSLinkPLL** register contains the **SpeedMultiply** bit field and is used to program the DS-Link speeds. This takes an internally generated 10 MHz clock and multiplies it by a programmable value to provide the root clock for all the DS-Links. Refer to section 6.2 in the Data/Strobe links chapter for further details.

Note that this register should not be loaded with any value less than eight.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>5:0</td>
<td>SpeedMultiply</td>
<td>Sets link master clock to required value (see Data/Strobe links chapter).</td>
</tr>
<tr>
<td>31:6</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.15  Bit fields in the **DSLinkPLL** register

**ConfigComplete**

This register is write only. Once the configuration registers have been set up a write to the **ConfigComplete** register initializes the IMS C104. The output groups are then set up corresponding to the current values of the **ContinueGroup** flags, and the random header generators are started for all links whose **Randomize** flags are set. If the configuration is subsequently changed a write should be made to this register when the set of changes is complete.

A write must also be performed to this register to restart the random number generators after any type or level of reset.

Note that a write to this register may cause a temporary stall of packets flowing through the IMS C104.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ConfigComplete</td>
<td>A write to this register sets up the output groups for the links and starts the random header generators.</td>
</tr>
</tbody>
</table>

Table 5.16  Bit fields in the **ConfigComplete** register
5.3 Initialization of the IMS C104

Before the IMS C104 can operate the value of the DSLinkPLL register must be set and, for each link in use, the following parameters must be supplied:

- Link SpeedSelect bit, and if set to 1, the value of the SpeedDivide bit.
- Link LocalizeError flag.
- HeaderLength flag.
- Values of the Interval registers.
- Randomize flag, and if set to 1, the values of the RandomBase, RandomRange and RandomSeed registers.
- ContinueGroup flag.
- HeaderDeletion flag.
- DiscardOnError flag.

Once the configuration registers have been set up a write to the ConfigComplete register initializes the IMS C104. If the configuration is subsequently changed a write should be made to the ConfigComplete register when the set of changes is complete.
The IMS C104 has 32 links used for routing, and two control links which are used for monitoring and control purposes only. All of these links use a protocol with two wires in each direction, one for data and one to carry a strobe signal and are referred to as data/strobe (DS-Links). The DS-Links are capable of:

- Up to 100 Mbits/s per link.
- 20 Mbytes/s peak bidirectional data rate per link.
- Support for virtual channels and through routing.

Each DS pair carries tokens and an encoded clock. The tokens can be data or control tokens. Figure 6.1 shows the format of data and control tokens on the data and strobe wires. Data tokens are 10 bits long and consist of a parity bit, a flag which is set to 0 to indicate a data token, and 8 bits of data. Control tokens are 4 bits long and consist of a parity bit, a flag which is set to 1 to indicate a control token, and 2 bits to indicate the type of control token.

The DS-Link protocol ensures that only one of the two wires of the data strobe pair has an edge in each bit time. The levels on the data wire give the data bits transmitted. The strobe signal changes whenever the data signal does not. These two signals encode a clock together with the data bits, permitting asynchronous detection of the data at the receiving end.

The data and control tokens are of different lengths, for this reason the parity bit in any token covers the parity of the data or control bits in the previous token, and the data/control flag in the same token, as shown in figure 6.1. This allows single bit errors in the token type flag to be detected. Odd parity checking is used. Thus the parity bit is set/unset to ensure that the bits covered, inclusive of the parity bit (see figure 6.1), always contain an odd number of 1's. The coding of the tokens is shown in table 6.1. To ensure the immediate detection of parity errors and to enable link disconnection to be detected null tokens are sent in the absence of other tokens.
6.1 Low-level flow control

The DS-Link protocol separates the functions of flow control and process synchronization. Flow control is done entirely within the DS-Link module and process synchronization is built into a higher-level packet system.

Token-level flow control is performed in each DS-Link module, and the additional flow control tokens used are not visible to the higher-level packet protocol. The token-level flow control mechanism prevents a sender from overrunning the input buffer of a receiving link. Each receiving link input contains a buffer for at least 8 tokens (20 tokens of buffering is in fact provided). Whenever the link input has sufficient buffering available to consume a further 8 tokens a FCT is transmitted on the associated link output, and this FCT gives the sender permission to transmit a further 8 tokens. Once the sender has transmitted a further 8 tokens it waits until it receives another FCT before transmitting any more tokens. The provision of more than 8 tokens of buffering on each link input ensures that in practice the next FCT is received before the previous block of 8 tokens has been fully transmitted, so the token-level flow control does not restrict the maximum bandwidth of the link.

6.2 Link speeds

The IMS C104 links can support a range of communication speeds, which are programmed by writing to registers using the CPoke command via control link CLink0. At reset all links are configured to run at the BaseSpeed of 10 Mbits/sec.

Only the transmission speed of a link is programmed as reception is asynchronous. This means that links running at different speeds can be connected, provided that each device is capable of receiving at the speed of the connected transmitter.

The transmission speed of all of the links on a given device are related to the speed of a single on-chip clock. The frequency of this master clock is programmed through the SpeedMultiply bit field described in section 5.2.2. The master frequency is divided down to obtain the transmission frequency for each link. The division factor can be programmed separately for each link via the SpeedDivide bit field described in section 5.2.2. For a given device, with a given programmed master clock frequency, this arrangement allows each link to be run at one of four transmission speeds, as shown in table 6.2.
### Table 6.2 Link transmission speed in Mbits/sec

<table>
<thead>
<tr>
<th>SpeedMultiply</th>
<th>SpeedDivide</th>
<th>BaseSpeed</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>/1</td>
<td>/2</td>
</tr>
<tr>
<td>8</td>
<td>80</td>
<td>40</td>
</tr>
<tr>
<td>10</td>
<td>100</td>
<td>50</td>
</tr>
<tr>
<td>12</td>
<td>Reserved</td>
<td>60</td>
</tr>
<tr>
<td>14</td>
<td>Reserved</td>
<td>70</td>
</tr>
<tr>
<td>16</td>
<td>Reserved</td>
<td>80</td>
</tr>
<tr>
<td>18</td>
<td>Reserved</td>
<td>90</td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td>100</td>
</tr>
</tbody>
</table>

6.3 **Errors on links**

Link inputs can detect parity and disconnection conditions as errors. A single bit odd parity system will detect single bit errors at the link token level. The protocol to transmit NUL tokens in the absence of other tokens enables disconnection of a link to be detected. A disconnection error indicates one of two things:

- the link has been physically disconnected;
- an error has occurred at the other end of the link, which has then stopped transmitting.

The LinkError bit in the Link0-31Status registers flags that a parity and/or disconnection error has occurred on the Link0-31. The bit fields ParityError and DiscError indicate when parity and disconnection errors occur respectively.

When a DS-Link detects a parity error on its input it halts its output. This is detected as a disconnect error at the other end of the link, causing this to halt its output also. Detection of an error causes the link to be reset. Thus, the disconnection behavior ensures that both ends are reset. Each end can then be restarted.

Note that a disconnect error is only flagged once a token has been received on a link and transmission is subsequently interrupted. Therefore when one end of a link is started up before the other end of a link, a disconnect error does not occur as no tokens have yet been received. As soon as the other end of the link is started communication can begin immediately.

DS-Links are designed to be highly reliable within a single subsystem and can be operated in one of two environments, ‘reliable’ or ‘unreliable’ determined by the LocalizeError bit (set in Link0-31Mode register) in each link.

The LocalizeError bit is set on a per link basis, therefore it is possible to have some links in a system marked as reliable and others as unreliable. The consequence of a link error depends on which environment the link is in. If an error occurs in either a reliable or unreliable environment it will be detected and reported via a message sent along CLink0.

6.3.1 **Reliable links**

In the majority of applications, the communications system should be regarded as being totally reliable. In this environment errors are considered to be very rare, but are treated as being catastrophic if they do occur. This environment is the default on power-on reset, with all links having their LocalizeError bit in the Link0-31Mode registers set to 0. Normal practice will then be to reset the subsystem in which the error has occurred and to restart the application.

6.3.2 **Unreliable links**

For some applications, for instance when a disconnect or parity error may be expected during normal operation, an even higher level of reliability is required. This level of fault tolerance is supported by
localizing errors to the link on which they occur. This is achieved by setting the `LocalizeError` bit in the `Link0-31Mode` register to 1. In this mode the link is considered 'unreliable'.

A link error in unreliable mode results in packets in transit at the time of the error being discarded or truncated.

If the failed link is not grouped with any others, to prevent the network being blocked by packets routed via that link, the `DiscardOnError` flag should be set to 1, so that the link discards any packets routed to it.

If the failed link is grouped with one or more links, and the `DiscardOnError` flag is set to 0, packets will be automatically directed to other links in the same group.

Note that these mechanisms apply at any time the link is inactive, not just after the occurrence of an error.

### 6.4 Link state on start up

After power-on all `LinkData` and `LinkStrobe` signals are low, without clocks. Following power-on reset an initialization sequence sets the speed of the link clock. The DS-Links are initially inactive, with a default configuration. They are configured and started by configuration writes. Their status can be determined by configuration reads.

Each DS-Link (Link0-31) must be explicitly started by writing to the `StartLink` bit in its `LinkCommand` register, with the exception of CLink0 which starts as soon as it receives a token. When a DS-Link is started up it transmits control tokens.

Data may not be transferred over the link until the receiving link has sent a FCT, which it will do as soon as it has been started. The data/strobe outputs are held low until the first FCT is sent.

The receiving link receives and correctly decodes the tokens. However, only when the receiving link has been explicitly started by writing across the (internal) configuration bus can it send tokens back. Figure 6.2 gives the sequence of initial tokens sent on start-up. NUL tokens are then sent until data is required.

<table>
<thead>
<tr>
<th>FCT</th>
<th>NUL</th>
<th>FCT</th>
<th>NUL</th>
<th>NUL</th>
</tr>
</thead>
<tbody>
<tr>
<td>P100</td>
<td>P111</td>
<td>0100</td>
<td>P100</td>
<td>P111</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>parity field</th>
</tr>
</thead>
<tbody>
<tr>
<td>odd parity</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

**Figure 6.2** Sequence of tokens sent on a link on start-up
6.5 Link connections

DS-Links are TTL compatible and intended to be used in electrically quiet environments, between devices on a single printed circuit board or between two boards via a backplane. Direct connection may be made between devices separated by a distance of less than 300 millimeters. For longer distances a matched 100 ohm transmission line should be used, see figure 6.3.

The inputs and outputs have been designed to have minimum skew at the 1.5 V TTL threshold.

Buffers may be used for very long transmissions. If so, their overall propagation delay should be stable within the skew tolerance of the link, although the absolute value of the delay is immaterial.

![Diagram of DS-Links connected by transmission line](image)

Figure 6.3 DS-Links connected by transmission line

![Diagram of DS-Links connected by buffers](image)

Figure 6.4 DS-Links connected by buffers
### 6.6 DS-Link timings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tLODSr</td>
<td>LinkOut rise time</td>
<td>4</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tLODSf</td>
<td>LinkOut fall time</td>
<td>4</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tLIDSr</td>
<td>LinkIn rise time</td>
<td>4</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tLIDSf</td>
<td>LinkIn fall time</td>
<td>4</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tLIHL</td>
<td>Input edge resolution</td>
<td>2</td>
<td></td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>tDSDS</td>
<td>Bit period</td>
<td>10</td>
<td></td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>ΔtDSO</td>
<td>Data/strobe output skew</td>
<td></td>
<td></td>
<td>1</td>
<td>ns</td>
</tr>
<tr>
<td>CLIZ</td>
<td>LinkIn capacitance</td>
<td>7</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

#### Table 6.3 DS-Link timings

![Figure 6.5 DS-Link timing](image)

**Figure 6.5** DS-Link timing
7 Levels of reset

The IMS C104 can be reset to a given level using the Reset command or Reset pin. Setting the Reset pin high for 1 cycle of ClockIn, resets the chip. The Reset command received along CLink0 also resets the IMS C104, but in this case the control links and any stored label and return header values are not reset. Any reset, except a Reset3 command, results in any packets currently being routed within the IMS C104 being lost. The different levels of reset are described below.

Note that any level of reset may abort the command which was executing when the Reset command was applied. An illegal level of Reset will also result in a handshake with a failure status being returned.

7.1 Level 0 — hardware reset

The network can be returned to level 0 by taking all the Reset pins in the network high for a number of cycles.

After a hardware reset each IMS C104 is in the following state:

All writeable configuration registers are undefined or contain their default values, all state machines are in their initial state and all links (data and control) are inactive with their output pins low and set to run at the default speed of 10 MHz. The label and return headers for the control links are undefined. All buffers and latched error conditions are cleared.

7.2 Level 1 — labelled control network

The network can be reset to level 1 by sending a Reset1 command message to each IMS C104.

This level of reset leaves the identity and return headers unaltered and all connected control links remain operational. All the data DS-Links are inactive with their output pins low and set to run at the default speed of 10 MHz. All configuration registers are reset to their level 0 default values. All data in the IMS C104 is lost.

7.3 Level 2 — configured network

The network can be reset to level 2 by sending a Reset2 command message to each IMS C104.

At this level of reset the identity and return headers are unaltered and register contents are unaffected. All data in the IMS C104 is lost. The data DS-Links are reset and returned to their inactive state. The control links are not affected.

7.4 Level 3

Reset level 3 is invalid on the IMS C104. If a Reset3 command message is received from an IMS T9000 transputer it is handshaken with status set to false.

7.5 Per link reset

In order to preserve the logical partitioning of the IMS C104, associated with each link is a ResetLink bit (in the LinkCommand register) to perform reset on that link only. Setting the ResetLink bit to 1 resets the link and puts all associated logic into a reset state. The logic remains in this state until the bit is set back to 0.

Since the resetting logic may cause, for example, a request from a packet processor for an output to be withdrawn just as the output grants the request, it is essential for correct operation to ensure that all links
in a partition are put into the reset state before any of them are taken out of it. When all of the packet processing logic has been restarted, the links themselves may be restarted in the usual way.

7.6 Effects of different levels of Reset

The Reset command is accompanied by a 'level' parameter. The effect of reset levels 1 and 2 on various aspects of the IMS C104 state is summarized in table 7.1; a ResetHandshake with a status indicator of True (0) is sent on completion. Any other value of the level parameter causes the status of the reset handshake to be False (1): no other action is taken.

The handshake state indicates whether the control unit expects a handshake message; the acknowledge state indicates whether it expects to receive an acknowledge packet; and the error state is the latched error signals which would otherwise cause Error messages to be sent. When the handshake/acknowledge state is cleared any outstanding handshakes/acknowledges will be ignored. The corresponding effects of the RecoverError command are also shown. The RecoverError command resets the acknowledge state so that acknowledges are neither expected nor pending, and causes the re-transmission of any unhanded error message.

<table>
<thead>
<tr>
<th>State</th>
<th>Reset level</th>
<th>Recover Error</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Data DS-Links</td>
<td>Re-configured</td>
<td>Cleared</td>
</tr>
<tr>
<td>Packet processors</td>
<td>Re-configured</td>
<td>Cleared</td>
</tr>
<tr>
<td>Handshake state</td>
<td>Cleared</td>
<td>Cleared</td>
</tr>
<tr>
<td>Acknowledge state</td>
<td>no effect</td>
<td>no effect</td>
</tr>
<tr>
<td>Error state</td>
<td>Cleared</td>
<td>Cleared</td>
</tr>
</tbody>
</table>

Table 7.1 Effects of the different levels of reset on various aspects of the IMS C104 state
8 **Configuration register addresses**

The complete bit format of each of the configuration registers is given in section 5.2.

8.1 **Subsystem addresses**

The registers in the configuration space are accessed via `CPeek` and `CPoke` command messages received along `CLink0`. A 2 byte 16 bit address is issued, the most significant byte refers to the subsystem, the least significant byte refers to the local register within the subsystem.

There are 35 subsystems connected to the configuration bus:

- 32 data links and packet processors
- 2 control links
- system services

Table 8.1 gives the addresses of each of the subsystems.

The subsystem set of all 32 data DS-Links has a unique address #FF, as does the subsystem set of all 32 packet processors. Note that the packet processors have the same subsystem addresses as the data DS-Links. This address referring to the set of DS-Links and packet processors should be used when writing (poking) to the associated register for each of the 32 DS-Links or packet processors. For example, to simultaneously write to all 32 DS-Link command registers (`Link0-31Command`), address #FF02 should be used.
<table>
<thead>
<tr>
<th>Subsystem</th>
<th>A15</th>
<th>A14</th>
<th>A13</th>
<th>A12</th>
<th>A11</th>
<th>A10</th>
<th>A9</th>
<th>A8</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>System services</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#10</td>
</tr>
<tr>
<td>Link0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#80</td>
</tr>
<tr>
<td>Link1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#81</td>
</tr>
<tr>
<td>Link2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>#82</td>
</tr>
<tr>
<td>Link3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>#83</td>
</tr>
<tr>
<td>Link4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>#84</td>
</tr>
<tr>
<td>Link5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>#85</td>
</tr>
<tr>
<td>Link6</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#86</td>
</tr>
<tr>
<td>Link7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>#87</td>
</tr>
<tr>
<td>Link8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#88</td>
</tr>
<tr>
<td>Link9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#89</td>
</tr>
<tr>
<td>Link10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>#8A</td>
</tr>
<tr>
<td>Link11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#8B</td>
</tr>
<tr>
<td>Link12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>#8C</td>
</tr>
<tr>
<td>Link13</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>#8D</td>
</tr>
<tr>
<td>Link14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#8E</td>
</tr>
<tr>
<td>Link15</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>#8F</td>
</tr>
<tr>
<td>Link16</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#90</td>
</tr>
<tr>
<td>Link17</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#91</td>
</tr>
<tr>
<td>Link18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#92</td>
</tr>
<tr>
<td>Link19</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>#93</td>
</tr>
<tr>
<td>Link20</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#94</td>
</tr>
<tr>
<td>Link21</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#95</td>
</tr>
<tr>
<td>Link22</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>#96</td>
</tr>
<tr>
<td>Link23</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>#97</td>
</tr>
<tr>
<td>Link24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>#98</td>
</tr>
<tr>
<td>Link25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#99</td>
</tr>
<tr>
<td>Link26</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#9A</td>
</tr>
<tr>
<td>Link27</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>#9B</td>
</tr>
<tr>
<td>Link28</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>#9C</td>
</tr>
<tr>
<td>Link29</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#9D</td>
</tr>
<tr>
<td>Link30</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#9E</td>
</tr>
<tr>
<td>Link31</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>#9F</td>
</tr>
<tr>
<td>Control link0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>#FD</td>
</tr>
<tr>
<td>Control link1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>#FE</td>
</tr>
<tr>
<td>All data links (Link0-31)</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>#FF</td>
</tr>
</tbody>
</table>

**Note:** The packet processor subsystems have the same subsystem addresses as the data links.

Table 8.1 Subsystem addresses
8.2 Register addresses

The configuration registers are given local addresses within each subsystem. All registers are 32 bits long, and 32 bits are always read or written. When writing to the registers, all undefined bits must always be zero, unless otherwise stated.

The tables below give the local addresses for the configuration registers within each subsystem. They also include whether each register is read only (R), write only (W), or read and writeable (R/W).

8.2.1 Packet processor configuration registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Local address</th>
<th>Bit size</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>PacketMode</td>
<td>#80</td>
<td>5</td>
<td>R/W</td>
</tr>
<tr>
<td>IntervalN (N = 1 to 36)</td>
<td>#80 + (#1 to #24)</td>
<td>23</td>
<td>R/W</td>
</tr>
<tr>
<td>RandomBase</td>
<td>#A5</td>
<td>16</td>
<td>R/W</td>
</tr>
<tr>
<td>RandomRange</td>
<td>#A6</td>
<td>16</td>
<td>R/W</td>
</tr>
<tr>
<td>RandomSeed</td>
<td>#A7</td>
<td>16</td>
<td>R/W</td>
</tr>
<tr>
<td>PacketCommand</td>
<td>#A8</td>
<td>1</td>
<td>R/W</td>
</tr>
</tbody>
</table>

Table 8.2 PacketProcessor0-31 configuration registers

8.2.2 Link configuration registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Local address</th>
<th>Bit size</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>LinkMode</td>
<td>#01</td>
<td>8</td>
<td>R/W</td>
</tr>
<tr>
<td>LinkCommand</td>
<td>#02</td>
<td>4</td>
<td>W</td>
</tr>
<tr>
<td>LinkStatus</td>
<td>#03</td>
<td>6</td>
<td>R</td>
</tr>
<tr>
<td>LinkWriteLock†</td>
<td>#04</td>
<td>1</td>
<td>R/W</td>
</tr>
</tbody>
</table>

† This register is not used on the IMS C104.

Table 8.3 Link0-31 configuration registers

8.2.3 Control link configuration registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Local address</th>
<th>Bit size</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLinkMode</td>
<td>#01</td>
<td>8</td>
<td>R/W</td>
</tr>
<tr>
<td>CLinkCommand</td>
<td>#02</td>
<td>4</td>
<td>W</td>
</tr>
<tr>
<td>CLinkStatus</td>
<td>#03</td>
<td>6</td>
<td>R</td>
</tr>
<tr>
<td>CLinkWriteLock†</td>
<td>#04</td>
<td>1</td>
<td>R/W</td>
</tr>
</tbody>
</table>

† This register is not used on the IMS C104.

Table 8.4 CLink0-1 configuration registers

8.2.4 System services configuration registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Local address</th>
<th>Bit size</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>DeviceID</td>
<td>#01</td>
<td>16</td>
<td>R</td>
</tr>
<tr>
<td>DeviceRevision</td>
<td>#02</td>
<td>16</td>
<td>R</td>
</tr>
<tr>
<td>ConfigComplete</td>
<td>#03</td>
<td>0</td>
<td>W</td>
</tr>
<tr>
<td>ErrorCode</td>
<td>#04</td>
<td>16</td>
<td>R</td>
</tr>
<tr>
<td>DSLinkPLL</td>
<td>#05</td>
<td>5</td>
<td>R/W</td>
</tr>
</tbody>
</table>

Table 8.5 System services configuration registers
9 Clocks

Two on-chip phase locked loops (PLL) generate all the internal high frequency clocks from a single clock input, simplifying system design and avoiding problems of distributing high speed clocks externally. This chapter details the PLL input specifications and decoupling requirements. There is one PLL for the system clocks and one for the link clocks.

9.1 Clock input

The high frequency internal clocks are derived from the clock frequency supplied by the user. The user supplies the clock frequency for input to the PLL's via the ClockIn input. The nominal frequency of this clock for all transputer family components is 5 MHz, regardless of device type, transputer word length or processor cycle time.

A number of transputer devices may be connected to a common clock, or may have individual clocks providing each one meets the specified stability criteria. In a multi-clock system the relative phasing of ClockIn clocks is not important, due to the asynchronous nature of the links. Mark/space ratio is unimportant provided the specified limits of ClockIn pulse widths are met.

Oscillator stability is important. ClockIn must be derived from a crystal oscillator; RC oscillators are not sufficiently stable. ClockIn must not be distributed through a long chain of buffers. Clock edges must be monotonic and remain within the specified voltage and time limits.

The timing requirements for ClockIn are given in section 9.4.

9.2 Phase locked loop decoupling

The internally derived power supply for internal clocks requires an external low leakage, low inductance 2 µF capacitor to be connected between CapPlus and CapMinus. A surface mounted ceramic capacitor should be used. In order to keep stray inductances low, the total PCB track length should be less than 20 mm, thus the capacitor should be no more than 10 mm from the chip. The connections must not touch power supplies or other noise sources.

![Diagram of PLL decoupling](image)

**Figure 9.1** Recommended PLL decoupling

**Note:** CapPlus and CapMinus lie between GND and VDD, and CapPlus is greater than CapMinus. However, CapPlus and CapMinus are not at a guaranteed voltage level. Therefore CapPlus and CapMinus must be connected only to a decoupling capacitor and the decoupling capacitor must not be shared between devices.
9.3 Speed selection

The internal clock rate is variable in discrete steps. The clock rate at which the IMS C104 runs at is determined by the logic levels applied on the speed select lines CoreSpeedSelect0-1 as detailed in table 9.1.

<table>
<thead>
<tr>
<th>CoreSpeedSelect1</th>
<th>CoreSpeedSelect0</th>
<th>Core clock speed (MHz)</th>
<th>Core cycle time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>30</td>
<td>33.3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>40</td>
<td>25.0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>50</td>
<td>20.0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>INMOS reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 9.1 Core speed selection

9.4 ClockIn timings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>tDCLDCH</td>
<td>ClockIn pulse width low</td>
<td>40</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDCHDCL</td>
<td>ClockIn pulse width high</td>
<td>40</td>
<td></td>
<td></td>
<td>ns</td>
<td>1, 2</td>
</tr>
<tr>
<td>tDCLDCL</td>
<td>ClockIn period</td>
<td>200</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDCr</td>
<td>ClockIn rise time</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>tDCf</td>
<td>ClockIn fall time</td>
<td>8</td>
<td></td>
<td></td>
<td>ns</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 9.2 ClockIn timings

Notes

1 Measured between corresponding points on consecutive falling edges.

2 This value allows the use of 200 ppm crystal oscillators for two devices connected together by a link.

3 Clock transitions must be monotonic within the range VIH to VIL (refer to Electrical specifications chapter 10).
10 Electrical specifications

Inputs and outputs are TTL compatible.

10.1 Absolute maximum ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>DC supply voltage</td>
<td>0</td>
<td>7.0</td>
<td>V</td>
<td>1,2,3,4,5</td>
</tr>
<tr>
<td>VI, VO</td>
<td>Voltage on input and output pins</td>
<td>-0.5</td>
<td>VDD+0.5</td>
<td>V</td>
<td>1,3,4,5</td>
</tr>
<tr>
<td>Ii</td>
<td>Input current</td>
<td>±25</td>
<td>mA</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>tosc</td>
<td>Output short circuit time (one pin)</td>
<td>1</td>
<td>s</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Ts</td>
<td>Storage temperature</td>
<td>-65</td>
<td>150</td>
<td>°C</td>
<td>4</td>
</tr>
</tbody>
</table>

Table 10.1 Absolute maximum ratings

Notes
1 All voltages are with respect to GND.
2 Power is supplied to the device via the VDD and GND pins. Several of each are provided to minimize inductance within the package. All supply pins must be connected. The supply must be decoupled close to the chip by at least one 100 nF low inductance (e.g. ceramic) capacitor between VDD and GND. Four layer boards are recommended; if two layer boards are used, extra care should be taken in decoupling.
3 Input voltages must not exceed specification with respect to VDD and GND, even during power-up and power-down ramping, otherwise latchup can occur. CMOS devices can be permanently damaged by excessive periods of latchup.
4 This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operating sections of this specification is not implied. Stresses greater than those listed may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5 This device contains circuitry to protect the inputs against damage caused by high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than the absolute maximum rated voltages to this high impedance circuit. Unused inputs should be tied to an appropriate logic level such as VDD or GND.
6 The input current applies to any input or output pin and applies when the voltage on the pin is between GND and VDD.

10.2 Operating conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>DC supply voltage</td>
<td>4.75</td>
<td>5.25</td>
<td>V</td>
<td>1</td>
</tr>
<tr>
<td>VI, VO</td>
<td>Input or output voltage</td>
<td>0</td>
<td>VDD</td>
<td>V</td>
<td>1,2</td>
</tr>
</tbody>
</table>

Table 10.2 Operating conditions

Notes
1 All voltages are with respect to GND.
2 Excursions beyond the supplies are permitted but not recommended.
11 Pin designations

This section details the function of the pins on the IMS C104. Pinout details are given in chapter 11.

Supplies

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td></td>
<td>Power supply</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td>Return</td>
</tr>
</tbody>
</table>

Table 11.1 IMS C104 supplies

Clocking

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ClockIn</td>
<td>in</td>
<td>5 MHz input clock</td>
</tr>
<tr>
<td>CapPlus, CapMinus</td>
<td>in</td>
<td>External capacitor for internal clock power supply</td>
</tr>
<tr>
<td>CoreSpeedSelect0-1</td>
<td>in</td>
<td>Speed selectors</td>
</tr>
</tbody>
</table>

Table 11.2 IMS C104 clocks

Control system

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>in</td>
<td>System reset</td>
</tr>
<tr>
<td>CLinkInData0-1</td>
<td>in</td>
<td>Control link input data channel</td>
</tr>
<tr>
<td>CLinkInStrobe0-1</td>
<td>in</td>
<td>Control link input strobe</td>
</tr>
<tr>
<td>CLinkOutData0-1</td>
<td>out</td>
<td>Control link output data channel</td>
</tr>
<tr>
<td>CLinkOutStrobe0-1</td>
<td>out</td>
<td>Control link output strobe</td>
</tr>
</tbody>
</table>

Table 11.3 IMS C104 control system

Communications

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LinkInData0-31</td>
<td>in</td>
<td>Link input data channels</td>
</tr>
<tr>
<td>LinkInStrobe0-31</td>
<td>in</td>
<td>Link input strobes</td>
</tr>
<tr>
<td>LinkOutData0-31</td>
<td>out</td>
<td>Link output data channels</td>
</tr>
<tr>
<td>LinkOutStrobe0-31</td>
<td>out</td>
<td>Link output strobes</td>
</tr>
</tbody>
</table>

Table 11.4 IMS C104 communications links

Test Access Port (TAP)

The IMS C104 supports the IEEE 1149.1 test standard which has been agreed by the Joint Test Action Group (JTAG). There are five pins which support the JTAG standard. They provide a serial connection to test the devices connections on a board and perform certain tests of the device itself in accordance with the JTAG standard.
<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDI</td>
<td>in</td>
<td>Test data input</td>
</tr>
<tr>
<td>TDO</td>
<td>out</td>
<td>Test data output</td>
</tr>
<tr>
<td>TMS</td>
<td>in</td>
<td>Test mode select</td>
</tr>
<tr>
<td>TCK</td>
<td>in</td>
<td>Test clock</td>
</tr>
<tr>
<td>notTRST</td>
<td>in</td>
<td>Test logic reset</td>
</tr>
</tbody>
</table>

Table 11.5  IMS C104 TAP pins

<table>
<thead>
<tr>
<th>Pin</th>
<th>In/Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>HoldToGND</td>
<td></td>
<td>Must be connected to GND</td>
</tr>
<tr>
<td>HoldToVDD</td>
<td></td>
<td>Must be connected to VDD</td>
</tr>
<tr>
<td>DoNotWire</td>
<td></td>
<td>Must not be wired</td>
</tr>
<tr>
<td>NotUsedForRevA</td>
<td></td>
<td>Not used on revision A silicon</td>
</tr>
</tbody>
</table>

Table 11.6  IMS C104 miscellaneous pins
12 Package specifications

The IMS C104 is available in a 208 pin unformed ceramic leaded chip carrier (CLCC) cavity-up package and a 208 pin formed CLCC cavity-down package.

12.1 IMS C104 unformed 208 pin CLCC cavity-up package pinout

![IMS C104 208 pin unformed CLCC cavity-up package pinout](image)
12.2 IMS C104 unformed 208 pin CLCC cavity-up package dimensions

<table>
<thead>
<tr>
<th>DIM</th>
<th>CONTROL DIMENSIONS mm</th>
<th>ALTERNATIVE DIMENSIONS INCH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MIN</td>
<td>NOM</td>
</tr>
<tr>
<td>A1</td>
<td>-</td>
<td>2.200</td>
</tr>
<tr>
<td>A2</td>
<td>2.43</td>
<td>2.63</td>
</tr>
<tr>
<td>A3</td>
<td>-</td>
<td>1.000</td>
</tr>
<tr>
<td>B</td>
<td>0.180</td>
<td>0.280</td>
</tr>
<tr>
<td>C</td>
<td>0.100</td>
<td>0.200</td>
</tr>
<tr>
<td>D</td>
<td>37.400</td>
<td>38.000</td>
</tr>
<tr>
<td>D1</td>
<td>27.700</td>
<td>28.000</td>
</tr>
<tr>
<td>D2</td>
<td>24.76</td>
<td>25.75</td>
</tr>
<tr>
<td>D3</td>
<td>25.50</td>
<td>25.50</td>
</tr>
<tr>
<td>D4</td>
<td>25.15</td>
<td>28.25</td>
</tr>
<tr>
<td>E</td>
<td>37.400</td>
<td>38.000</td>
</tr>
<tr>
<td>E1</td>
<td>27.700</td>
<td>28.000</td>
</tr>
<tr>
<td>E2</td>
<td>24.76</td>
<td>25.75</td>
</tr>
<tr>
<td>E3</td>
<td>25.50</td>
<td>25.50</td>
</tr>
<tr>
<td>E4</td>
<td>25.15</td>
<td>28.25</td>
</tr>
<tr>
<td>L</td>
<td>4.700</td>
<td>5.000</td>
</tr>
<tr>
<td>Z</td>
<td>1.250</td>
<td>1.250</td>
</tr>
</tbody>
</table>

Notes:
1. Maximum lead displacement from notional centre line = ±0.1mm.

Figure 12.2 IMS C104 208 pin unformed CLCC cavity-up package dimensions

42 1470 03

June 1993
IMS C104
208 pin ceramic
leded chip carrier
cavity down
top view

Figure 12.3  IMS C104 208 pin CLCC cavity-down package pinout
**Notes:**

1. Maximum lead displacement from notional centre line = ±0.1mm.

---

**Figure 12.4** IMS C104 208 pin CLCC cavity-down package dimensions
Sales Offices

EUROPE

DENMARK
2730 HERLEV
Harlev Torv, 4
Tel. (45-42) 84.85.33
Telex: 3541
Telefax: (45-42) 948694

FINLAND
LOHJA SF-08150
Kajalankatu, 2
Tel. 12.155.11
Telefax: 12.155.66

FRANCE
94253 GENTILLY Cedex
7, Avenue Gallieni – BP 93
Tel. (33-1) 47.40.75.75
Telex: 832570 STMHQ
Telefax: (33-1) 47.40.79.10

67000 STRASBOURG
20, Place des Halles
Tel. (33) 88.75.50.66
Telex: 870001F
Telefax: (33) 88.22.29.32

GERMANY
8000 FRANKFURT
Guldeutstrasse, 322
Tel. (49-69) 237492
Telex: 1769978 98
Telefax: (49-69) 231957
Telex: 6997689+STVBP

8011 GRASBRUNN
Bretonischer Ring, 4
Neukorder Technopark
Tel. (49-89) 46006-0
Telex: 528211
Telefax: (49-89) 4605454
Telex: 897107+STVBP

5000 HANNOVER 51
Rotenburgerstrasse, 28A
Tel. (49-51) 615960
Telex: 175118148
Telefax: (49-51) 61151243

8500 NÜRNBERG 20
Erlenstenstrasse, 72
Tel. (49-911) 59893-0
Telex: 626243
Telefax: (49-911) 5980701

7000 STUTTGART
Oberer Kirchhaldenweg, 135
Tel. (49-711) 652041
Tel. (49-711) 6191408

ITALY
20090 ASSAGO (MI)
V.le Milanofiori – Strada 4 – Palazzo A/A
Tel. (39-2) 89213.1 (10 lines)
Telex: 330131, 330141 SGSAGR
Telefax: (39-2) 8520449

40023 CASELLE DI RENO (BO)
Via R. Fucini, 12
Tel. (39-51) 591914
Telex: 512442
Telefax: (39-51) 591305

00161 ROMA
Via A. Torronia, 15
Tel. (39-6) 8443341
Telex: 620553 SGSATE I
Telefax: (39-6) 8444474

NETHERLANDS
5652 AM EINDHOVEN
Meerakkerweg, 1
Tel. (31-40) 550015
Telex: 61189
Telefax: (31-40) 528835

SPAIN
08021 BARCELONA
Calle Platon, 6, 4th Floor, 5th Door
Tel. (34-3) 4143300 – 4143361
Telex: (34-3) 2021461

28027 MADRID
Calle Albacete, 5
Tel. (34-1) 4501615
Telex: 27060 TCCEE
Telefax: 34-1 4031134

SWEDEN
S-16421 KISTA
Borgarfordsqatan, 13
Box 1094
Tel. (46-8) 7939220
Telex: 12078 THWS
Telefax: (46-8) 7504950

SWITZERLAND
1218 GRAND-SACONNEX (GENEVA)
Chemin François-Lehmann 18/A
Tel. (41-22) 7984742
Telefax: 415493 STM CH
Telex: 41-22 7984869

UNITED KINGDOM AND EIRE
4000 LONDON SW1
Planar House, Parkway
Globe Park
Tel. (44-081) 890800
Telex: 847458
Telefax: (44-081) 890391

AMERICAS
BRAZIL
05413 SÃO PAULO
R. Henrique Schaumann
266-CJ33
Tel. (55-11) 883-5455
Telex: (39111-379809/UMBR BR)

USA
NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS
1000, East Bell Road
Phoenix, AZ 85022
Tel. (602) 867-6217

NORTH CAROLINA
4505, Fair Meadow Lane
Suite 220
Raleigh, NC 27607
Tel. (919) 787-6555

ARIZONA
1000, East Bell Road
Phoenix, AZ 85022
Tel. (602) 867-6217

CALIFORNIA
200 East Sandpointe, Suite 120,
Santa Ana, CA 92707
Tel. (714) 957-6018

COLORADO
1898, S. Flatiron Ct.
Boulder, CO 80301
Tel. (303) 449-9000

FLORIDA
902 Clint Moore Road
Congress Corporate Plaza II
Bldg. 3 – Suite 220
Boca Raton, FL 33437
Tel. (407) 997-7233

ILLINOIS
1300 E Woodfield Road
Suite 410,
 Schaumberg, ILL 60173-5444
Tel. (708) 517-1890
Telefax: (708) 517-1899

INDIANA
1716, South Place St.
Kokomo, IN 46902
Tel. (317) 455-3500

MASSACHUSETTS
55, Old Bedford Road
Lincoln North
Lincoln, MA 01773
Tel. (617) 259-0300

MICHIGAN
17197, N. Laurel Park Drive
Suite 253,
Livonia, MI 48152
Tel. (313) 462-4030

NEW JERSEY
300 NEIGHBORHOOD PROFESSIONAL CTR.
1307, White Horse Road Bldg. F.
Yorktown, NY 10462
Tel. (914) 454-8813

TEXAS
1310, Electronics Drive
Carrollton, TX 75006
Tel. (214) 466-8944

APACIFIC
AUSTRALIA
NSW 2027 EDGECLIFF
Suite 211, Edgecliff Centre
203–233, New South Head Road
Tel. (61-2) 327.39.22
Telefax: 071 23611 TCAUS
Telefax: (61-2) 327.61.76

HONG KONG
WANCHAI
22nd Floor – Hopewell Centre
Avenue of Stars, West Kowloon
Tel. (852) 8615788
Telex: 60955 EGISL HX
Telefax: (852) 8656589

INDIA
NEW DELHI 110001
Liaison Office
62, Upper Ground Floor
World Trade Centre
Barakambra Lane
Tel. 3715191
Telefax: 031-68816 STMI IN
Telefax: 3715192

KOREA
SEOUL 121
8th Floor Shinwon Building
823-14, Yulcaen-Dong
Kang-Nam-Gu
Tel. (82-2) 535-0399
Telex: SGSKOR K29998
Telefax: 82-2 552-1051

MALAYSIA
PULAU PINANG 10400
40th Floor, Suite 4-03
Bangunan FOP,
123D Jalan Anson
Tel. (04) 379735
Telefax: (04) 379816

SINGAPORE
SINGAPORE 2056
28 Ang Mo Kio
Industrial Park, 2
Tel. (65) 48214 11
Exe: RS 55201 ESGIES
Telefax: (65) 4820240

TAIWAN
TAIPEI
12th Floor
325, Section 1,
Tun Hua South Road
Tel. (886-2) 755-4111
Exe: 10310 ESGIE TW
Telefax: (886-2) 755-4008

JAPAN
TOKYO 108
Niisuke Takanawa Bld. 4F
2-18-10 Takanawa
Minato-ku
Tel. (81-3) 3280-4126
Telefax: (81-3) 3280-4131

June 1993