Pipelined b Processor

4/2/98


Click here to start


Table of Contents

Pipelined b Processor

Recap: Unpipelined b

CPU Performance

Pipeline Stages

Sketch of 4-Stage Pipeline

4-Stage b Pipeline

4-Pipeline Execution

Branch Execution

Branch Execution - II

Branch Delay Slots

Data Hazards

Data Hazards: Solution - I

Data Hazards: Solution - II

Data Hazards: Solution - III

Bypass Paths - I

Bypass Paths - II

Loads

Next Time: Pipelining Subtleties

Author: Srinivas Devadas

Email: devadas@mit.edu

Home Page: http://cag-www.lcs.mit.edu/6.004

Download presentation postscript