Pipeline Stages
Goal: Maintain (nearly) 1.0 CPI, but increase clock speed
Approach: Structure processor as 4-stage pipeline
- Instruction Fetch: Maintains PC. Fetches one instruction per cycle.
- Register File: Reads source operands from register file.
- ALU: Performs indicated operation.
- Write-Back: Writes result back into register file.