5-Stage Pipeline
IF
instruction
instruction
instruction
instruction
RF
(read)
ALU
CL
A
B
Y
CL
CL
Instruction
Fetch
Register
File
ALU
Memory
Wait
RF
(write)
CL
Write
Back
Y
Data
Mem
A
D
Memory access time is dominant,
so break it across two stages
Previous slide
Next slide
Back to first slide
View graphic version