Solutions
Explicitly flush cache (i.e., invalidate all cache entries) before or after Memory Disk transfers effected by DMA
Provide new mechanism so that Processor’s view of memory and DMA’s view of memory are coherent
Previous slide
Next slide
Back to first slide
View graphic version