Synchronous Locally Timed Bus Lines
address
data
operation
start
finish
clock
Module Logic
Synchronize start and finish events with clock
Previous slide
Next slide
Back to first slide
View graphic version