Bus Write Transaction
CLK
start
sample edge
assertion edge
finish
WRITE (Master)
oper
(Master)
addr
(Master)
data
(Master)
(Slave)
Previous slide
Next slide
Back to first slide
View graphic version