Realizing CPI < 1.0

Increase number of

simultaneous operations

per clock

Bigger

instructions

Pipeline on

“sub-clock”

intervals

Issue multiple

instructions per

clock

Very Long

Instruction Word

(VLIW)

Superscalar

Superpipelined

All require instruction-level parallelism

Previous slide

Next slide

Back to first slide

View graphic version