VLIW Architecture
Examples are Multiflow, i860
Compiler statically combines instructions such that data dependences are obeyed
OP1 RA RB RC OP2 RD RE RF
PC
64 bits
Usually many restrictions
e.g., OP1 = { LD, ST, +, - }
OP2 = { +, -, *, logical }
Previous slide
Next slide
Back to first slide
View graphic version