Superpipelined Architecture
Example is MIPS R4000
Just a fancy name for > 4 deep pipelines
Run clock faster
Number of load stall cycles = 4.
2 stages
3 stages
IF
RF
ALU
WB
MEM
Previous slide
Next slide
Back to first slide
View graphic version