Setup and Hold Times
Setup and hold times dependent on contamination and propagation delays of gates and wires
Exhaustive transistor-level simulation required to determine setup and hold times accurately
D
G
Q
tcd g
tpd g
tcd w
tpd w
Previous slide
Next slide
Back to first slide
View graphic version