Latch 2 Hold Time (details in recitation)
Consider hold time requirement for latch 2
- Negative clock transition implies output Q freezes data
- Should not have any glitch on output Q
- But latch 1 output P is contaminated by change in G input!
Hold time requirement of latch 2 should be less than accumulated contamination delay through inverter, and G-Q path of latch 1