Synchronous Sequential Circuit
Combinational
Logic
Memory element:
Latch or Flip-Flop
Q1
Q2
D1
D2
Inputs
Outputs
Current
State
Next
State
CLK
Issues: Specification, design, clocking and timing
C
L
Previous slide
Next slide
Back to first slide
View graphic version