It is time to worry about timing...
What memory element should we use in the feedback loop?
- Edge-triggered flip-flop
- Level-sensitive latch
Given the choice of memory element how fast can we clock the logic circuit?
What other timing constraints do we have to obey?
What about asynchronous inputs?