Hold Time Constraint for Flip-Flop
tcd C-Q + tcd C.L. ³ th
D
Q
D
Q
1-bit Counter
Shift Register
We should design the flip-flop so
D
Q
Previous slide
Next slide
Back to first slide
View graphic version