Clock Skew
D
Q
C
L
D
Q
CLK
wire delay w
CLKA
CLKB
CLKA
CLKB
w
Skew affects clock period and hold time constraints
Previous slide
Next slide
Back to first slide
View graphic version