k-Pipelines
k flip-flops on each input-output path
Always have flip-flops on each output
*
+
CLK
CLK
CLK
k = 2
Clock period is maximum propagation delay
from flip-flop output (or circuit input) to
flip-flop input
Previous slide
Next slide
Back to first slide
View graphic version