Loadable Register
D
Q
CLK
n
n
LE
Load enable
Only samples input
on rising edge of clock
when LE = 1
D
Q
LE
0
1
Previous slide
Next slide
Back to first slide
View graphic version