Register File (RF) a.k.a. SRAM

n

address

ADR

0

1

RM-1

R1

R0

. . .

input D

output Q

log2M

n

LE

R0

R1

RM-1

M-1

Q

D

ADR

DECODER

LE

Previous slide

Next slide

Back to first slide

View graphic version