ACCELERATING RTL SIMULATION WITH HARDWARE-SOFTWARE CO-DESIGN

Fares Elsabbagh, Shabnam Sheikhha, Victor A. Ying, Quan M. Nguyen, Joel S. Emer, Daniel Sanchez

MICRO 2023



Overview

- □ RTL simulation is crucial for digital design
- Current systems are ill suited for simulation
 - CPUs: Can't exploit fine-grained parallelism
 - Emulation: Takes too long to compile, limited size
- ASH is a co-designed architecture and compiler to accelerate RTL simulation
 - Fine-grained parallelism
 - Selective Execution
- Compared to state-of-the-art software simulator running on server CPU

• ASH is **32x faster** while using $\frac{1}{3}$ of the area



Limitation of Current Systems

- Consider simulating a large design
 - 128-core graph processing accelerator [Chronos, ASPLOS'20]
- Software Simulation
 - **\square** RTL code \rightarrow CPU program (e.g., parallel C++ Program)
 - Quick to compile / Slow simulation speed
- Hardware Emulation
 - \blacksquare RTL code \rightarrow Logic gates on emulator
 - Slow to compile / Fast simulation speed

System	Compile Time	Simulation Speed
Verilator on 32-core	2 Minutes 🗸	11 KHz 🛛 😣
Emulation with 2xFPGA	13 Hours 😣	1.4 MHz 🗸
ASH	2 Minutes 🗸	414 KHz 🗸

Outline

Limitations of Software Simulation

- □ ASH Overview
 - Dataflow ASH
 - Selective ASH
- Evaluation

Dataflow Graph Representation



Pipelined Circuit

Dataflow Graph

Extracting Parallelism from Dataflow Graph

- Task is the basic unit of computation
- \Box Dataflow Node \rightarrow Task
 - Tasks can be scheduled on different threads
- Tasks can only run when inputs are ready
- Coarser tasks reduce synchronization
 - Work within a task is serialized



Synchronization

Effects of Coarsening on Parallelism and Performance



Coarsening limits other optimizations!!

Selective Execution Needs Small Tasks

- □ Assume a system that only runs tasks if inputs change from the previous cycle
- \Box Fine-grained tasks \rightarrow Only does necessary work
- \Box Coarse-grained tasks \rightarrow Does unnecessary work



Effects of Coarsening on Activity Factor

Expector Parallelism Design ASH 128-core graph processing accelerator 10^{3} 10^{4} 10^{0} 10^{2} 10^{1} Simulator Verilator 4 Parallel Speedup Platform 2 32-Core Zen2 CPU 0 10^{3} 10^{0} 10^{1} 10^{4} 10^{2} CPUs can't exploit low activity factor 1.0 Activity Fraction ASH 0.5 0.0 10^{3} 10^{0} 10^{4} 10^{1} 10^{2}

Number of tasks

Outline

Limitations of Software Simulation

ASH Overview

- Dataflow ASH
- Selective ASH
- Evaluation

ASH Hardware Overview

- Uses a multicore system as base architecture
 - Non-coherent L2 Cache
- Dataflow ASH (DASH) exploits fine-grained parallelism
 - Extends base system with hardware to orchestrate Prioritized Dataflow Execution
- □ Selective ASH (SASH) exploits selective execution
 - Extends DASH with hardware to perform speculative execution



Dataflow ASH – Basic Execution Model

- Compiler maps each task to a tile
- TMU can schedule tasks on cores
- Tasks can create argument descriptors to communicate data





Prioritized Dataflow Execution

- Unordered dataflow execution
 - Increases memory footprint because it produces values much earlier than needed
 - Hurts parallelism because it doesn't focus on critical path
 - Requires expensive structures to track tasks
- DASH executes the graph in priority order
 - Avoids the pitfalls of previous architectures
 - Focuses on critical path; minimizes footprint; simple hardware
- See paper for details of prioritization!



13

ASH Compiler



Selective ASH (SASH) Overview

- □ SASH adds selective execution to DASH
 - Leverages low activity factors by running only tasks whose inputs have changed on each cycle
- Dynamic scheduling strategies
 - A. If a task is not going to execute, broadcast to children
 - This is inefficient for very low activity factors
 - B. Utilize speculation to lower communication

Speculation with SASH

- TMU doesn't wait for all arguments
 Uses values from previous cycle
 If misspeculated, abort!
- Prioritization reduces aborts!
- SASH utilizes prior speculation techniques [Swarm, MICRO'15] to implement selective execution
- □ More details in the paper!!





Outline

- Limitations of Software Simulation
- □ ASH Overview
 - Dataflow ASH
 - Selective ASH
- Evaluation

Evaluation Methodology/Benchmarks

- □ ASH is simulated as an ASIC running on 7nm technology
 - 256 simple in-order cores across 64 tiles, 1MB L2 cache per tile
 - Task-unit (speculation, prioritized dataflow) only adds a 5% area overhead
 - 512 unmerged argument descriptors per tile
- Baseline System
 - Verilator running on 32-Core AMD Zen2 CPU (Threadripper 3975WX)

Benchmark	Туре	Configuration
Vortex	GPU system	32-cores, 4warps/core, 2lanes/warp
Chronos with specialized PEs	SSSP Accelerator	128-PE system
Chronos with RISC-V cores	Multicore system	128 VexRiscv cores
Number Theoretic Transforms (NTT)	Functional Unit	8-stage pipeline, 256-wide 1024 multiplies

Overall Performance



More Results in the Paper

- □ ASH system scales linearly with an increase of cores
- Prioritized dataflow execution reduces footprint by gmean of 17x compared to unordered
- SASH spends little time on tasks that get aborted

Summary

- □ We introduce a co-designed architecture and compiler to accelerate RTL simulation
- ASH hardware architecture utilizes novel prioritized dataflow execution and selective execution techniques in the design
- □ Compared to a 32-core server CPU running Verilator:
 - SASH achieves 32x faster simulation speed with 3x less area

