Recitation 22: Meltdown

MIT - 6.033

Spring 2012 Henry Corrigan-Gibbs

Plan	
- Rectation Qs	
=Meltdown=	* [
> Load Kernel data into cache	*[
→ Read Kernel data out of cache	*
	× Q


* DB Hands-on due TODAY!

* Design project due May 2

Last he extension avail 5 you aske ahead

* If you like this ansider 6.5060 in Fall 22

Logistics



Do you know
What a cache is?

Recitation Questions - in groups

1. What is the Meltdown attack?

- Technique to read terrel memory
from user space

- Doesn't work on modern processor
or fully patched OSes (Linux, Masos, etc.)

2. How does it work.

a) Trick CPU into loading item into cache whose address depends or kerel data

b) Use condre timing to extract this info Som couche

c) Repeat

3. Why is this attack possible?

- CPV designers prioritize speed

L. Didn't really expect this "side-channel"

leakage to be so problementic.

- CPV "Speculates post" permissions checks

Melt down Goal: Read data of another user on the same machine. Same machine - Email (login coal mitedu) - Cryptographic keys - Passwords **-**|..|. Attacker running as unprivileged wer Assumes: e.g. two MIT was on the same e.g. two was on Amoron EC2 This particular attack will no longer work on a modern CPV/OS. Other related attacks ("Spectre") still do.

Meltdown (Restated) Goal: Rend arbitrary address in memory, bypassing HW permissions checks. → All of physical mem is mopped in under space → Most of this is not available to user proc → Handing arbitrary Vorder is enough to read any location in physical memory. Virtual momory MAX 05 Kerrel data Physical Men
16 GB User

A useful analogy: - Go to Dr. LaCents' favorte cafe, ask "I-11 have the same thing Dr LaCerts usually gots." - Barista calls Dr LaCurts to ask of he can divilge her usual order. - While the phone is ringing and he pulls 4 shots of espasso and Stoths 802 of almost milk -D. Lacuts Sinelly answer the phone. She tells the parista to not reveal her secret coffee order. - Barista wort give you a cofee. The barista leaked the sevret ingo before performing the permissions charles

Step 1: Load Kernel data into register int main () { char k = * kerrel - addr; 3 / print data CPU will ... - Load data from memory - Check permissions bits - Crash program (exeption)
is perm dresh fails

Step 2: Access data in cache based on register contents. [victim data] int main () { char buf [4096]; char K = * kenel - addr; char stuff = buf [k]; CPU will ... - Load data from memory - Check permissions bits - Execute next instruction (speculatively) - Crash program (exeption)
is perm deal fails

What happened here? RAM Execution Cache kernel data engiae chay k
bus[k] CRASH! The data bus[k] gets loaded into CPU cache. 4 Then program crashes. (Segfault) Lache stays as is. => Learning which element of buf got cached reveals k ken data. Key: possible For program to handle the exeption and continue

Step 3: Figure out which element of buf the CPU accessed. * Access to buf[k] -> Fast (CACHED!) * Access to all other parts of but RAM Execution Cache buf [3] buf[k] FAST! bus(K) -> 256 possible values of k Try them all and time accesses!

Mitigat	rions			
- Cant	trust HW	to enfor	ce prem	porn Jeves
Software	105: KA	IISER/KI	PTI	
Protected Shan		t map		
	art la		Line of	
- Hw w	ics too gr	eedy		
	esign Do		ulate pas Jeuks	.t
_	will Load data from Check permissions	v		
-	Crash program Lean is point check soils Execute next instruction	eption) En	Sorad	