## Po-An Tsai

## November 2018

CONTACT INFORMATION	Po-An Tsai MIT CSAIL, 32 Vassar Street, room 32-G888 Cambridge, MA 02139	+1 (617) 401-5389 poantsai@csail.mit.edu http://people.csail.mit.edu/poantsai/	
RESEARCH INTERESTS	Computer system and architecture. Memory hierarchy of source management in multi-core systems. Data center in		
EDUCATION	<ul><li>Ph.D. in Computer Science, June 2015 - June 2019 (exp</li><li>Advisor: Professor Daniel Sanchez</li></ul>	ected) Massachusetts Institute of Technology	
	<ul><li>Thesis: Redesigning the Memory Hierarchy to Exploit Static and Dynamic Application Information</li><li>Minor: Optimization Methods</li></ul>		
	<ul> <li>S.M. in Computer Science, June 2015 Massachusetts Institute of Technology</li> <li>Advisor: Professor Daniel Sanchez</li> <li>Thesis: Reducing Data Movement in Multicore Chips with Computation and Data Co-scheduling</li> </ul>		
	• GPA: 4.92/5.0		
	<ul><li>B.S. in Electrical Engineering, June 2012</li><li>• GPA: 3.96/4.0</li></ul>	National Taiwan University (NTU), Taiwan	
HONORS	Best Paper Nominee, HPCA-21, 2015		
AND AWARDS	Best Poster Award, MIT Industry-Academia Partnership Workshop – MIT, 2014		
	Jacobs Presidential Fellowship – MIT, 2013		
	Valedictorian – NTUEE, 2012		
	Presidential Award – NTU, 2010, 2011, 2012		
	Second Prize, NTUEE Undergraduate Research Award – NTU, 2012		
	Star Futures Award, Altera International FPGA Design Contest – China, 2011		
RESEARCH EXPERIENCE	<ul> <li>Research Assistant, September 2013–Current Computation Structure Group, MIT, Cambridge MA</li> <li>Object-based memory hierarchies:         <ul> <li>Hotpads (MICRO-51): designed an object-based memory hierarchy designed from the ground up for modern, memory-safe languages. Hotpads reduces memory hierarchy energy by 2.6×.</li> <li>Zippads (ASPLOS-24): designed an compressed memory hierarchy for object-based programs. Zip-</li> </ul> </li> </ul>		
	pads reduces main memory footprint by $2\times$ , while improving performance by 30%.		
	<ul> <li>Software-defined memory hierarchies:</li> <li>Jenga (ISCA-44): designed a software-defined, heterogeneous memory hierarchy that adapts to the need of applications. Jenga improves full-system EDP by 23% on average and by up to 85%.</li> <li>AMS (MICRO-51): proposed an analytical model and scheduling algorithms for systems with near-data processing (NDP) capabilities. AMS improves performance by up to 37%.</li> <li>Nexus (PACT-26): developed an asymptotically better data replication policy for distributed shared caches. Nexus improves performance by 23% on average for replication-sensitive workloads.</li> </ul>		
	Undergraduate Research Assistant, March 2012–September 2012		
	<ul> <li>NTU-IBM Austin Research Lab (ARL) Collaborative Project, NTU PAS Lab, Taiwan</li> <li>Advisor: Shih-Hao Hung</li> <li>Worked on a simulation and verification tool for FPGA-accelerated medical image processing.</li> </ul>		
	<ul> <li>Undergraduate Research Assistant, March 2011–September 2012</li> <li>Bio-inspired Network-on-Chip Project, NTU Access Lab, Taiwan</li> <li>Advisor: An-Yeu Wu</li> </ul>		
	• Proposed a path-diversity-aware, adaptive routing algorithm for network-on-chip.		
WORK EXPERIENCE	<ul> <li>Ph.D. Intern, Summer 2015 Distributed Reso</li> <li>Manager: Lan Gao Mentor: Rean Griffith and S</li> <li>Developed and prototyped a VM scheduler that per traffic engineering which reduces the runtime overh</li> </ul>	rforms multi-dimensional resource balancing and	

• The proposed algorithm is implemented in the 2016 release and filed as a US patent (US 15283274).

WORK EXPERIENCE (continued)	<ul> <li>Teaching Assistant, Spring 2015 Computer System Architecture, MIT, Cambridge MA</li> <li>Lecturer: Professors Daniel Sanchez and Joel Emer</li> <li>Designed a new lab assignment on extending Zsim, a pin-based multicore simulator.</li> <li>Participated in setting quizzes and provided office hours, tutorials, and recitations.</li> <li>Hardware Engineering Intern, Summer 2011 Power System Lab, IBM Taiwan, Taiwan</li> <li>Manager: Janice Wang Mentor: Sor Lien and Sertac Cakici</li> <li>Participated in PCB design for Power 7 servers, server configuration, and IC vendor collaborations.</li> </ul>				
PUBLICATIONS	Compress Objects, Not Cache Lines: An Object-Based Compressed Memory Hierarchy Po-An Tsai and Daniel Sanchez. The 24th International Conference on Architectural Support for Programming Languages and Operating Systems, (ASPLOS-24), April 2019.				
	<ul> <li>Rethinking the Memory Hierarchy for Modern Languages</li> <li>Po-An Tsai, Yee Ling Gan, and Daniel Sanchez.</li> <li>The 51st International Symposium on Microarchitecture (MICRO-51), October 2018.</li> <li>Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies</li> <li>Po-An Tsai, Changping Chen, and Daniel Sanchez.</li> <li>The 51st International Symposium on Microarchitecture (MICRO-51), October 2018.</li> <li>KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores</li> <li>Nosayba El-Sayed, Anurag Mukkara, Po-An Tsai, Harshad Kasture, Xiaosong Ma, and Daniel Sanchez.</li> <li>The 24th Intl. Symposium on High Performance Computer Architecture (HPCA-24), February 2018.</li> </ul>				
				<ul> <li>Nexus: A New Approach to Replication in Distributed Shared Caches</li> <li>Po-An Tsai, Nathan Beckmann, and Daniel Sanchez.</li> <li>The 26th International Conference on Parallel Architectures and Compilation Techniques (PACT-26),</li> <li>September 2017.</li> </ul>	
				<ul> <li>Jenga: Software-Defined Cache Hierarchies</li> <li>Po-An Tsai, Nathan Beckmann, and Daniel Sanchez. The 44th International Symposium on Computer Architecture (ISCA-44), June 2017.</li> <li>Scaling Distributed Cache Hierarchies with Computation and Data Co-Scheduling Nathan Beckmann, Po-An Tsai, and Daniel Sanchez. The 21st International Symposium on High Performance Computer Architecture (HPCA-21), February 2015. Nominated for the best paper award</li> <li>Hybrid Path-Diversity-Aware Adaptive Routing with Latency Prediction Model in Network-on-Chip Systems</li> <li>Po-An Tsai, Yu-Hsin Kuo, En-Jui Chang, and An-Yeu Wu. International Symposium on VLSI Design, Automation &amp; Test, (VLSI-DAT), March 2013.</li> </ul>	
	<ul> <li>Path-Diversity-Aware Adaptive Routing in Network-on-Chip Systems</li> <li>Yu-Hsin Kuo, Po-An Tsai, Hao-Ping Ho, En-Jui Chang, Hsien-Kai Hsin, and An-Yeu Wu.</li> <li>The 6th International Symposium on Embedded Multicore SoCs (MCSoC), September 2012.</li> </ul>				
	PATENT	Resource-Based Virtual Computing Instance SchedulingUS Patent 15283274Po-An Tsai, Sahan Gamage, and Rean Griffith.US Patent 15283274			
	SKILLS AND TOOLS	<ul> <li>Programming languages and projects:</li> <li>C, C++: Event-driven multicore-processor simulator, Linux kernel extension</li> <li>Verilog: FPGA-accelerated augmented-reality system, FPGA-accelerated medical image processing</li> <li>CUDA, OpenCL: GPGPU-assisted ultra-sonic array imaging system</li> <li>Java: Extending Maxine VM, a meta-circular JVM implementation for research</li> <li>Others: Python, Matlab, Shell script, SQL</li> </ul>			
		Libraries: CUDA, OpenCL, matplotlib Tools: Git, Intel Pin, Zsim, ModelSim, Altera Quantus II, IC Encounter			
	SERVICE	<ul> <li>Submissions Co-Chair, MICRO-50, 2017</li> <li>President, 2014-2015, Taiwanese student association at MIT.</li> </ul>			