## Po-An Tsai

CONTACT	poant@nvidia.com	https://research.nvidia.com/persor	/po-an-tsai
EDUCATION	•	<i>mization Methods</i> September 2013 – Machine Learning, Computer Security, Geometric Algo	June 2015
	National Taiwan University B.Sc. in Electrical Engineering GPA: 3.96/4.0 in GPU Programming, VL	I Design, Algorithms, Data Structures, OS, Computer	<b>June 2012</b> Networks
SKILLS AND TOOLS	Languages: C, C++, Python, Java, Verilo Libraries: CUDA, OpenCL, matplotlib Tools: Git, Intel Pin, Timeloop, Zsim, Mo		
WORK EXPERIENCE	rithms. This task requires understanding rithms. Specifically, I work on a flexible to than conventional accelerators. To evalue analytical modeling tool (Timeloop+Acceler I also collaborate with teams across the groups, and publish original research and <b>MIT Computer Science &amp; Artificial Int</b> <i>Research Assistant</i> My Ph.D. research focuses on reducin and energy efficiency. I designed new new workload scheduling, and co-designed hat Across my projects, I prototyped idea simulator. I leveraged latest commodity hardware performance counters. I made of tions (e.g., key-value store, graph analytic <b>VMware</b> , Palo Alto CA <i>Ph.D. Intern</i> Distributed Resource Management To resource balancing and traffic engineering evaluated it using a trace-driven simulator $10 \times$ while improving utilization by 5% at <b>NTU-IBM Collaborative Project</b> , Taiwa <i>Undergraduate Research Assistant</i>	emerging demands of computer vision and machine lead and analyzing the interplay between hardware, software nsor accelerator that accelerates a wider range of tensor ate designed accelerators, I use and contribute to an or lergy) for rapid evaluation of DNN accelerators. e company, spanning software, research, engineering, a speak at conferences and events. elligence Lab, Cambridge MA September 2013 – g data movement in computer systems to improve their pre- emory hierarchies, developed algorithms for data place dware/software to optimize systems. s extending Zsim, a C++, Intel Pin-based open-sourced hardware features (e.g., Intel CAT) and profiled workl ssential changes throughout the software stack, includi s) and runtime/compiler in Maxine, a Java-based resear June 2015 – Ar am. Worked on a VM scheduler that performs multi-d Proposed a randomized and graph-clustering-based alg written in Python. My algorithm reduces the runtime of d was publicly released in 2016 and filed as a US pater	e, and algo- algorithms pen-source and product <b>June 2019</b> erformance cement and d multicore loads using ng applica- ch JVM. <b>ugust 2015</b> imensional gorithm and verhead by it. <b>mber 2012</b>
PATENT	assisted medical image processing. Progr Resource-Based Virtual Computing Ins	mmed FPGAs using both Verilog and OpenCL.	5 15283274
RECENT PUBLICATIONS	Kartik Hegde, <b>Po-An Tsai</b> , Sitao Hua Fletcher. Safecracker: Leaking Secrets through	orithm-Accelerator Mapping Space Search ng, Vikas Chandram, Angshuman Parashar, and Chri ASPLOS-26, A	April 2021.