Honeywell

MODEL 645 PROCESSOR REFERENCE MANUAL

RESTRICTED DISTRIBUTION

SUBJECT:

Programming Information for the Model 645 Processor, Including Machine Instructions, Data Representation, Registers, and Addressing.

SPECIAL INSTRUCTIONS:

This manual supersedes document G0098, dated August, 1970, and its revisions 1 through 4, dated September, 1970, October, 1970, February, 1971, and March, 1971.

DATE:

May, 1972

ORDER NUMBER:

AH82, Rev. 0

PREFACE

This publication describes the Model 645 processor, a modified version of the 635 processor. It is assumed that the reader is familiar with the overall modular organization of the 635 and 645 systems and with the philosophy of the asynchronous operation of these modules.

Emphasis has been placed on those Model 645 features which augment the function of the 635. However, the entire repertoire of Model 645 instructions is explained. In addition, this manual presents a thorough discussion of virtual memory addressing concepts including segmentation and paging.

The manual is intended primarily for use by system programmers responsible for writing software to interface with the special virtual memory hardware and with the fault and interrupt portions of the hardware. It should also prove valuable to programmers who must deal with machine instructions — particularly language processor implementors.

Although this manual makes occasional references to Multics (Multiplexed Information and Computing Service) and tends to emphasize the use of the 645's features in conjunction with the Multics software, the information is generally applicable to any Model 645.

©1970, General Electric Company, U.S.A. ©1970, 1971, 1972, Honeywell Information Systems Inc. File No.: 2Y03

TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION TO PROCESSOR	
FEATURES OF THE 645 PROCESSOR	1-1
Segmentation and Paging Address Modification and Address Appending Faults and Interrupts Brief Summary of 645 Processor Features	1-1 1-2 1-3 1-3
PROCESSOR MODES OF OPERATION	1–3
Slave Mode Master Mode Absolute Mode Append Mode	1-4 1-4 1 -4 1-5
PROCESSOR UNIT FUNCTIONS	1-6
MAJOR UNITS OF THE PROCESSOR	1–7
CHAPTER 2 645 MACHINE INSTRUCTIONS	
FORMAT OF INSTRUCTION DESCRIPTIONS	2-1
DATA MOVEMENT LOAD INSTRUCTIONS	2-5
BASE REGISTER INSTRUCTIONS	2–20
DATA MOVEMENT SHIFT INSTRUCTIONS	2-25
FIXED-POINT INSTRUCTIONS	2-30
FLOATING POINT INSTRUCTIONS	2–50
BOOLEAN OPERATION INSTRUCTIONS	2-72
COMPARISON INSTRUCTIONS	2-81
TRANSFER OF CONTROL INSTRUCTIONS	2-92
SPECIAL INSTRUCTIONS	2-103
CHAPTER 3 DATA REPRESENTATION	
INFORMATION REPRESENTATION	3–1
POSITION NUMBERING	3–1
NUMBER SYSTEM	3–1
PROCESSOR MACHINE WORD	3-2
REPRESENTATION OF DATA	3-3
Alphanumeric Data Numeric Data Binary Fixed Point Numbers Binary Floating Point Numbers	3-3 3-4 3-5 3-7
COMPARISON RELATIONS	3-8
Alignment and Representation Normalized Floating Point Numbers Number Ranges	3-9 3-9 3-10

TABLE OF CONTENTS, Continued

ą.

ŝ

CHAPTER 4 PROGRAM ACCESSIBLE REGISTERS		4-1
ACCUMULATOR (A), QUOTIENT (Q),		
ACCUMULATOR-QUOTIENT (AQ) REGISTERS		4-2
EXPONENT (E) AND EXPONENT ACCUMULATOR QUOTIENT (E A Q) REGISTERS		4-3
ADDRESS BASE REGISTERS (ABR)		4-4
DESCRIPTOR BASE REGISTER (DBR)		4-5
PROCEDURE BASE REGISTER (PBR)		4-6
INSTRUCTION COUNTER (IC OR ICTC)		4-6
INDEX REGISTERS (X)		4-7
TIMER REGISTER (TR)		4-7
INDICATOR REGISTER (IR)		4-8
ASSOCIATIVE MEMORY REGISTERS (AR)		4 - 11
CHAPTER 5 ADDRESSINGSEGMENTATION AND PAGING		
INTRODUCTION		5-1
SEGMENTATION		5-1
PAGING		5-3
MODE OF ADDRESSING (ABSOLUTE/APPEND)		5-6
CHANGING ADDRESS MODES		5-6
CHAPTER 6 EFFECTIVE ADDRESS FORMATION		
INTRODUCTION	ن	6–1
EFFECTIVE ADDRESS FORMATION INVOLVING SEGMENT OFFSET ONLY		6-2
Modifier Field of an Instruction Word		6 - 2
General Types of Modifications		6 - 3
Register, Register Then Indirect, and Indirect		6 1
Then Register Indirect Word		6 - 4 6 - 5
Register Modification		6-5
Register Then Indirect Modification Indirect Then Register Modification		6 - 5 6 - 6
Indirect Then Tally Modification		6 - 8
Tally Word		6-9
Indirect Only		6 - 10
Increment Address, Decrement Tally Decrement Address, Increment Tally		6 - 10 6 - 12
Add Delta to Address		6 - 13
Subtract Delta from Address		6-14
Character Handling in the SC, SCR, and Cl Variations Decrement Address, Increment Tally, and Continue		6 -1 4 6 -1 6

CHAPTER 6 (Continued)	
Increment Address, Decrement Tally, and Continue (IDC) Sequence Character (SC) Sequence Character Reversed (SCR) Character From Indirect (CI) Other Types of IT Modification Fault Tag Modification	6–17 6–19 6–20 6–21 6–23 6–23
EFFECTIVE ADDRESS FORMATION INVOLVING SEGMENT NUMBER AND SEGMENT OFFSET	
Indirect to Segment (ITS) Indirect to Base (ITB) Use of Bit 29 to Specify an Address Base Register	6–24 6–24 6–26
CHAPTER 7 FAULTS AND INTERRUPTS	
FAULTS	7–1
Priority 1 Faults	7–3
Startup Execute	7 - 3 7-3
Priority 2 Faults	7-3
Trouble Operation Not Completed	7 - 3 7-3
Priority 3 Faults	7-4
Divide Check Overflow	7-4 7-5
Priority 4 Faults	7–5
Parity Illegal Memory Command Lockup	7-5 7-6 7-6
Priority 5 Faults	7-7
lllegal Descriptor lllegal Procedure 635 Compatibility 635/645 Compatibility Master Mode Entry 1-4 Derail Fault Tag 1-3 Directed Faults 0-7	7-7 7-8 7-8 7-8 7-8 7-8 7-8 7-8
Priority 6 Faults	7–9
Connect Timer Runout Shutdown	7-9 7-10 7-10
Fault Vector Address	7 -1 0

TABLE OF CONTENTS, Continued

ĩ

CHAPTER 7 (Continued)	
Sequence of Fault Procedures	7-10
Segment Address and Segment Number Generation EXTERNAL (PROGRAM) INTERRUPTS	7-12
Execute Interrupt Register Interrupt Mask Register Interrupt Vector Interrupt Priority Interrupt Vector Address Use of Interrupt Inhibit	7-13 7-13 7-14 7-15 7-15 7-16
APPENDIX A INSTRUCTIONS LISTED BY OCTAL CODE	A–1
APPENDIX B INSTRUCTIONS TIMING	B - 1
APPENDIX C ASCII CHARACTER SET	C - 1
APPENDIX D SCU/RCU SUMMARY	D - 1
APPENDIX E FORMAT OF WORDS USED IN ADDRESS APPENDING	E -1
APPENDIX F SEGMENT AND PAGE ACCESS RIGHTS	F - 1
INDEX (Excluding Instructions)	Ind-1
INDEX TO INSTRUCTIONS	Ind-6

CHAPTER 1 INTRODUCTION TO PROCESSOR

FEATURES OF THE 645 PROCESSOR

The 645 Processor was designed for use with the <u>Multiplexed Information and</u> <u>Computing Service (Multics) and contains, in addition to the standard 635</u> processor features, a number of special features that support Multics. The addressing mechanisms, in particular, are designed to permit the software to compute relative and absolute addresses, locate data and programs on different devices and retrieve such data and programs as necessary. Chapters 5, 6, and 7 describe the special features of the 645 including segmentation and paging; address modification and address appending; and faults and interrupts. These features are closely related and each is described briefly in the paragraphs that follow.

Segmentation and Paging

A segment is merely a collection of data or instructions that is assigned a symbolic name by the programmer and addressed symbolically by him. Paging is at the discretion of the software; the user may not be aware of the existence of pages. When a segment is paged, all of the pages are the same size. Segments and their pages are addressed by a segment number and a segment address.

The user may view each of his segments as if it were stored in an independent memory unit. Each segment has its own origin which can be addressed as location zero. The size of each segment may vary without affecting the addressing of the other segments. Each segment can be addressed like a conventional core image starting at location zero. Maximum segment size is 2^{18} words; however, the current Multics implementation restricts the size to 2^{16} words.

When viewed from the processor, memory consists of blocks of 64 or 1024 words. Each block begins at an absolute address which can be either 0 modulo 64 or 0 modulo 1024. A segment can similarly contain pages which consist of 64 or 1024 words. Any page of a segment can be placed in any available memory block of similar size. These pages may be addressed as if they were physically contiguous even though they are in widely scattered absolute locations. Only currently referenced pages need to be in memory at one time. If a segment is not paged, the complete segment must be brought into memory and located in contiguous address locations. In the current Multics implementation all user segments are

paged in 1024 word pages. Each of these is developed by the appending hardware as described in Chapter 5.

Address Modification and Address Appending

Prior to each memory access for an operand or indirect word, two major phases of address preparation take place:

1. Address modification, if specified by the instruction or indirect word.

7

2. Address appending, which is a hardware process to form an address to access memory.

Although the above two types of modification are combined in most operations, they are described separately in Chapters 5 and 6.

The address modification procedure can go on indefinitely, with one type of modification leading to repetitions of the same type or to other types of modification prior to a memory access for an operand. However, to simplify the descriptions in this manual, each type of address modification is described as if it were the first and usually the only modification prior to a memory access.

Faults and Interrupts

The processor detects illegal operations by the software, faulty communication with memory, programmed faults, certain external events, and arithmetic faults. Many of the processor fault conditions are deliberately or inadvertently caused by the software and do not necessarily involve error conditions.

Similarly, the processor communicates with the other system modules by setting and answering interrupts. When a fault or interrupt is recognized, a trap results. This causes the forced execution of a pair of instructions in the memory location known as the fault or interrupt vector. The first of the forced instructions may cause safe storage of the processor status. The second instruction in a fault vector should be a transfer, else the faulting program will be resumed without the fault having been processed. Faults and interrupts are described in greater detail in Chapter 7.

Brief Summary of 645 Processor Features

The 645 has the following features:

- 1. Storage protection to place access restrictions on specified segments and pages.
- 2. Capability to interrupt a process in execution at any point, save processor status, and restore the status at a later time without loss of continuity of the process.
- 3. Capability to fetch instruction pairs. Capability to buffer four instructions including the pair currently in execution.
- 4. Overlapping instruction execution, address preparation, and instruction fetch. While an instruction is being executed, address preparation for the next operand (or even the operand following it) or the next instruction pair is taking place. The operations unit can be executing instruction N; the operand for instruction N+1 could be buffered in the operations unit (M register); and the control unit could be preparing the address to fetch instructions N+4 and N+5 or it could be preparing the address for the operand for instruction N+3.
- 5. Capability to detect memory instructions that alter the contents of a buffered instruction. Ability to delay preprocessing of an address using register modification if the instruction currently in execution changes the register to be used in that modification.
- 6. Interlacing capability to direct memory accesses to the proper system controller module.
- 7. Intermediate storage of base address and control information in high speed registers addressable by partial contents (associative memory).
- 8. Intermediate storage of base address and control information in base address registers which are loaded by the executing program.
- 9. Absolute address computation at execution time.

PROCESSOR MODES OF OPERATION

There are two modes of memory addressing (Absolute mode and Append mode) and two modes of instruction execution (Master mode and Slave mode). In the Absolute address mode, memory is addressed directly by the address field of instructions, and all addresses are relative to the "zeroth" location of memory. The address spectrum is limited to 2^{18} locations, and Master execution mode is implied. In the Append mode, the address is calculated using the information contained in "appending words". Instructions may be executed in <u>either</u> Master or Slave mode, and the address spectrum is 2^{24} memory locations. All addresses are relative to the first location of the segment referred to.

Slave Mode

The Slave mode is the normal mode of operation, and most instructions can be executed in this mode. Certain instructions, classed as privileged, cannot be executed in Slave mode. These are identified in the individual instruction descriptions. An attempt to execute privileged instructions while in the Slave mode results in an illegal procedure fault. In the Slave mode, an interrupt cannot be inhibited, and various restrictions are indicated in segment descriptor words and page table words which are explained in Chapter 5. Address formation is through the appending process. The processor executes in Slave mode when the class bits of the segment descriptor word specifies either the Slave procedure or the Execute-only procedure.

Master Mode

In Master mode, all instructions can be executed. All classes of information may be accessed regardless of restrictions, with the exception that a data class may not be accessed for an instruction fetch. The timer runout fault is ignored in Master mode. An interrupt can be inhibited. Address formation is through the appending process. The processor executes in Master mode when the class bits of the segment descriptor word specify master procedure. Please refer to Chapter 5 for more detailed information.

<u>Absolute Mode</u>

All instructions can be executed in the Absolute mode and unrestricted access is permitted to privileged hardware features. Interrupts may be inhibited in this mode.

Instruction fetches are made with the absolute addresses relative to location zero. During instruction fetches, only the instruction counter is used; the procedure base register is ignored. Since instruction fetching is by the 18-bit absolute address, only the lower 256K of memory can be accessed while in Absolute mode.

The processor enters Absolute mode immediately after a fault or interrupt or after an instruction which restores the indicators is executed. The processor remains in Absolute mode until it executes a transfer instruction whose operand address is obtained via the appending mechanism.

Append Mode

2

This is the normal memory addressing mode. Operands and indirect words may be accessed via the appending mechanism by placing a one in bit position 29 of the instruction word. In this mode the effective address is either added to a base address, or its offset is linked to the base address.

The modes of operation are summarized in the table that follows.

FUNCTIONS	SLAVE	MASTER	ABSOLUTE
Executes privileged instructions.	No	Yes	Yes
Interrupt inhibited by bit 28 of an instruction.	No	Yes	Yes
Address for instruction fetch.	Appending	Appending	Absolute
Address for operand fetch.	Appending	Appending	Controlled by bit 29 of in- struction.
Restriction of access to other segments and pages.	Some	Some (less re - strictive than Slave)	NA

Table of Modes of Operation

Detailed information on modes can be found in the discussion of descriptor segment words and page table words in Chapter 5.

PROCESSOR UNIT FUNCTIONS

Major functions of each principal logic element are listed below and described in subsequent chapters. A block diagram on the following page shows the relationship among the processor units.

Appending Unit

Controls data input/output to memory. Performs memory selection and interlace. Does address appending. Controls fault recognition. Does power on/off sequencing.

Associative Memory Unit

Consists of sixteen 60-bit registers. The registers are used to hold pointers to most recently used segments or pages (descriptor segment words or page table words). This unit relieves the need for possible multiple memory accesses before obtaining an absolute memory address of a word.

Control Unit

Performs all processor control functions. Performs address modification. Controls mode of operation (Master, Slave, Absolute). Performs interrupt recognition. Does operation decoding.

Operations Unit

Does fractional and integer divisions and multiplications.

Performs automatic alignment of floating-point numbers for addition and subtraction.

Performs inverted divisions on floating-point numbers.

Performs automatic normalization of floating-point resultants. Does shifts.

Performs indicator register loading and storing.

Performs timer register loading and decrementing.

MAJOR UNITS OF THE PROCESSOR

The 645 processor consists of two standard 600 line cabinets which contain power supplies, blowers for cooling, and the following four principal logic elements:



645 PROCESSOR

ì

CHAPTER 2 645 MACHINE INSTRUCTIONS

For the description of the machine instructions that follow it is assumed that the reader is familiar with the general structure of the processor, the representation of information, the data formats, and the method of address modifications.

FORMAT OF INSTRUCTION DESCRIPTION

Each instruction in the repertoire is described in the following pages of this chapter. The descriptions are presented in the standardized format shown below.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
SUMMARY:		
MODIFICATIONS	:	
INDICATORS:		
NOTES:		

Line 1: Mnemonic, Name of the Instruction, Op Code (Octal)

This line has three headings that appear over boxes containing the following:

- 1. Mnemonic--The mnemonic code for the Operation field of the assembler statement.
- 2. Name of the Instruction--The name of the machine instruction from which the Mnemonic was derived.
- 3. Op Code (Octal)--The octal value of the operation code for the instruction.

Line 2: SUMMARY

The change in the status of the information processing system effected by the execution of the instruction's operations is described in a short and generally symbolic form. If reference is made here to the status of an indicator, then it is the status of this indicator before the operation is executed.

Line 3: MODIFICATIONS

Those designators are listed explicitly that shall not be used with this instruction either because they are not permitted with this instruction or because their effect cannot be predicted from the general address modification procedure. (See Chapter 6.)

Line 4: INDICATORS

Only those indicators are listed whose status can be changed by the execution of this instruction. In most cases, a condition for setting ON as well as one for setting OFF is stated. If only one of the two is stated, then this indicator remains unchanged. Unless explicitly stated otherwise, the conditions refer to the contents of registers, etc., as existing after the execution of the instruction's operation.

Line 5: NOTES

This part of the description exists only in those cases where the SUMMARY is not sufficient for an understanding of the operation.

Abbreviations and Symbols

А	=	Accumulator Register (36 bits)
ABRn		Address Base Register n (n=0, 1, 7) (24 bits)
AM	=	Associative Memory (16 registers of 60 bits per register)
AR	=	Associative Register (60 bits)
AQ	=	Combined Accumulator-Quotient Register (72 bits)
С	=	"contents of"
DBR	=	Descriptor Segment B a se Register (29 bits)
Ε	=	Exponent Register (8 bits)
EA	=	Combined Exponent-Accumulator Register (8 + 36 bits)
EAQ	=	Combined Exponent-Accumulator-Quotient Register (8 + 72 bits)
IC		
(ICTC)	=	Instruction Counter (18 bits)
IR	=	Indicator Register (18 bits, 11 of which are used at this time)
PBR	=	Procedure Base Register (18 bits)
Q	=	Quotient Register (36 bits)
TBR	=	Temporary Base Register (18 bits)
TR	=	Timer Register (24 bits)
Xn	=	Index Register n (n=0, 1, 7) (18 bits)
Z	=	Temporary Psuedo-result of a non-store comparative operation.

Absolute Address and Memory Locations

a pair of instructions.

Y = the absolute address (24 bits specifying the core location) in memory.

Y-pair

a symbol denoting that the absolute address Y designates a pair of memory locations with successive addresses, the smaller address being even. When the absolute address is even, then it designates the pair Y(even), Y+1, and when it is odd, then the pair Y-1, Y(odd). The memory location with the smaller (even) address contains the most significant part of a double-precision number or the first of

Repister Postions and Contents:

("R" standing for any of the registers listed above as well as for a memory location of a pair of memory locations.)

R _i	=	the ith position of R
R _i i	=	the positions i through j of R
C(R)	=	the positions i through j of R the contents of the full register R the contents of the ith position of R
C(R) _i		the contents of the ith position of R
C(R) _i	;=	the contents of the positions i through j of R

When the description of an instruction states a change for a part of a register or memory location, then it is always understood that the part of the register or memory location which is not mentioned remains unchanged.

Other Symbols:

- => = replaces
- :: = compare with
- AND = the Boolean connective AND
- OR = the Boolean connective OR
- \neq = the Boolean connective NON-EQUIVALENCE (or EXCLUSIVE OR)

P = pointer

Parity Indicator

The parity indicator is turned on at the end of a memory access which has incorrect parity.

Mnemonics

On the 635 an "effective address" corresponds to an "offset" on the 645 (see Chapter 6). Although 635 instructions implemented on the 645 actually deal with offsets, the effective address mnemonics are retained here for compatibility.

Arrangement of Instructions

Instructions in this Chapter are presented in 27 functional categories. The table on the following page identifies these and lists the first page in each category.

All instructions are listed in alphabetical order in the index.

Instruction Category

Starting Page Number

Data Movement Load	2-5
Data Movement Store	2 - 12
Base Register	2-20
Data Movement Shift	2 - 25
Fixed Point Addition	2 - 30
Fixed Point Subtraction	2 - 38
Fixed Point Multiplication	2 - 45
Fixed Point Division	2 - 47
Fixed Point Negate	2 - 49
Floating Point Load	2 - 50
Floating Point Store	2 - 51
Floating Point Addition	2 - 54
Floating Point Subtraction	2 - 57
Floating Point Multiplication	2-59
Floating Point Division	2 - 61
Floating Point Negate	2-65
Floating Point Normalize	2 - 66
Floating Point Compare	2 - 67
Boolean Operations AND	2 - 72
Boolean Operations OR	2-75
Boolean Operations Exclusive OR	2-78
Comparison Compare	2-81
Comparison Comparative AND	2-88
Comparison Comparative NOT	2 - 90
Transfer of Control Transfer	2 - 92
Transfer of Control Conditional Transfer	2-98
Special	2 - 103

Instruction Categories

DATA MOVEMENT LOAD

Mnemonic:	Name of the Instruction: Or	<u>Code (Octal)</u>
EAA	Effective Address to A	635
SUMMARY: Y	$\Rightarrow C(A)_{0-17}; 000 \Rightarrow C(A)_{18-35}$	
MODIFICATIO	NS: All except DU, DL	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(A) = 0$, then ON; otherwise OFF	
Negative	If C(A) ₀ = 1, then ON; otherwise OFF	

NOTE: This instruction, and the instructions EAQ and EAXn, facilitate interregister data movements; the data source is specified by the address modification, and the data destination by the operation code of the instruction.

Mnemonic:	Name of the Instruction:	Op	Code (Octal)
EAQ	Effective Address to Q	•	636
SUMMARY: Y	$=> C(Q)_{0-17}; 000 => C(Q)_{18-35}$		
MODIFICATIO	NS: All except DU, DL		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(Q) = 0$, then ON; otherwise OFF		
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF		

DATA MOVEMENT LOAD

Mnemonic:	Name of the Instruction:	0p	Code (Octal)
LDA	Load A		235
SUMMARY: C	$(Y) => C(A)_{0-35}$		
MODIFICATIO	NS: A11		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(A) = 0$, then ON; otherwise OFF		
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF		

Mnemonic:	Name of the Instruction:	Op	<u>Code (Octal)</u>
LDQ	Load Q		236
	$(\mathbf{X}) \rightarrow \mathbf{C}(0)$		

SUMMARY: $C(Y) \Rightarrow C(Q)_{0-35}$

MODIFICATIONS: All

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Q) = 1$, then ON; otherwise OFF
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	<u> </u>
LDAQ	Load AQ	237

SUMMARY: $C(Y-pair) \implies C(AQ)$

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero	If $C(AQ) = 0$, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	<u> </u>
LDT	Load Timer Register	637
SUMMARY:	$C(Y)_{0-23} => C(TR)$	
MODIFICATI	ONS: All except CI, SC, SCR	
INDICATORS	: (Indicators not listed are not affected))

INDIGATORS:	(Indicators not fisted are not affected)	
Zero	If C(TR) = 0, then ON; otherwise OFF	
Negative	If C(TR) ₀ = 1, then ON; otherwise OFF	

NOTE: This instruction should be used in Master mode only. If its use is attempted in the Slave mode, it generates a 635/645 Compatibility Fault.

Mnemonic:	Name of th	ne Instruction:	Op Code (Octal)
LDXn	Load Xn	$(n = 0, 1, \ldots, 7)$	22n

SUMMARY: $C(Y)_{0-17} => C(X_n)$

MODIFICATIONS: All except CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero	If C(Xn) = 0, then ON; otherwise OFF
Negative	If C(Xn) ₀ = 1, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:		Op Code	. (Octal)
LXLn	Load Xn from Lower	(n = 0, 1,,7)		72n
SUMMARY:	C(Y) ₁₈₋₃₅ => C(Xn)			

SUMMARY: $C(Y)_{18-35} => C(An)$

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS:	Indicators not listed are not affected)	

Zero	If $C(X_n) = 0$, then ON; otherwise OFF
Negative	If $C(X_n)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Octal)
LDI	Load Indicator Register	634

SUMMARY: $C(Y)_{18-28} \implies C(IR)$

(Absolute mode indicator $C(Y)_{28}$ not affected)

MODIFICATIONS: All except CI, SC, SCR

INDICATORS:	(Indicators not listed are not affected)
Absolute Mode	Not Affected
All other indicators	If corresponding bit in C(Y) is ONE, then ON; otherwise OFF

NOTE: 1. The relation between bit positions of C(Y) and the indicators is as follows:

Bit Position	Indicators
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent Overflow
23	Exponent Underflow
24	Overflow Mask
25	Tally Runout
26	Parity Error
27	Parity Mask
28	Absolute Mode (not affected)

- 2. The parity indicator is turned on at the end of a memory access which has incorrect parity.
- 3. The parity mask inhibits the parity fault, and is turned on by program control.
- 4. The Tally Runout indicator will reflect C(Y)₂₅ regardless of what address modification is performed on the LDI instruction (for Tally Operations).

DATA WOVEWENT LU	/EMENT LOAD	ΓL	MENT	E	MON	A	AT	D
------------------	-------------	----	------	---	-----	---	----	---

Mnemonic:	Name of the Instruction:	Ор	<u>Code (Octal)</u>
LREG	Load Registers		073
SUMMARY:	$C(Y)_{0-17}, 18-35 \Rightarrow C(X0, X1)$	$C(Y+4)_{0-35} => C(A)$	
	$C(Y+1)_{0-17}, 18-35 \implies C(X_2, X_3)$	$C(Y+5)_{0-35} => C(Q)$	
	$C(Y+2)_{0-17}, 18-35 \implies C(X_4, X_5)$	C(Y+6) ₀₋₇ => C(E)	
	$C(Y+3)_{0-17}, 18-35 \implies C(X6, X7)$	C(Y+7) => C(E)	
· · ·	where Y must be O modulo(8). (If smaller such address is used.)	Y is not O modulo(8)	the next :
MODIFICATIO	NS: All except DU, DL, CI, SC, SC	CR	

INDICATORS: None affected

Mnemonic:	Name of the Instruction: Op	Code (Octal)
LCA	Load Complement A	335
SUMMARY:	- $C(Y) \Rightarrow C(A)$ if $C(Y) \neq 0$; $C(Y) \Rightarrow C(A)$ if $C(Y) = 0$	

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(A) = 0$, then ON; otherwise OFF
Negative	If C(A) _O = 1, then ON; oth erwi se OFF
Overflow	If range of A is exceeded, then ON; otherwise OFF

NOTE: This instruction changes the number to its negative (if \neq 0) while moving it from the memory to A. The operation is executed by forming the two's complement of the string of 36 bits.

DATA MOVEMENT LOAD

Mnemonic:	Name of the Instruction: Op	Code (Octal)	
LCQ	Load Complement Q	336	
SUMMARY: $-C(Y) => C(Q)$ for $C(Y) \neq 0$; $C(Y) => C(Q)$ for $C(Y) = 0$			
MODIFICATIONS: A11			
INDICATORS:	INDICATORS: (Indicators not listed are not affected)		
Zero	Zero If $C(Q) = 0$, then ON; otherwise OFF		
Negative If $C(Q)_0 = 1$, then ON; otherwise OFF			
Overflow If range of Q is exceeded, then ON			

NOTE: This instruction changes the number to its negative (if $\neq 0$) while moving it from Y to Q. The operation is executed by forming the two's complement of the string of 36 bits.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
LC AQ	Load Complement AQ	337
SUMMARY:	- C(Y-pair) => C(AQ) if C(Y-pair) ≠ 0 C(Y-pair) => C(AQ) if C(Y-pair) = 0	

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators	not listed	are not	affected)

Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If C(AQ) ₀ = 1, then ON; otherwise OFF
Overflow	If range of AQ is exceeded, then ON

NOTE: This instruction changes the number to its negative (if \neq 0) while moving it from Y-pair to AQ. The operation is executed by forming the two's complement of the string of 72 bits.

DATA MOVEMENT LOAD

Mnemonic:	Name of the Instruction:	<u>0p_</u>	Code (Octal)
LCXn	Load Complement Xn		32n
SUMMARY:	$-C(Y)_{\rho-17} \Rightarrow C(X_n)$ for $C(Y) \neq 0$		
($C(Y)_{0-17} \implies C(X_n) \text{ for } C(Y) = 0$		
MODIFICATIO	DNS: All except CI, SC, SCR		
INDICATORS	(Indicators not listed are not affected)		i

Zero	If C(Xn) = 0, then ON; otherwise OFF
Negative	If C(Xn) ₀ = 1, then ON; otherwise OFF
Overflow	If range of Xn is exceeded, then ON

NOTE: This instruction changes the number to its negative (if \neq 0) while moving it from Y0-17 to Xn. The operation is executed by forming the two's complement of the string of 18 bits.

Mnemonic:	Anemonic: Name of the Instruction: Op Code (Oct		
EAXn	Effective Address to Xn (n=1, 1,, 7)	62n	
SUMMARY:	SUMMARY: $Y \implies C(X_n)$		
MODIFICATIONS: All except DU, DL			
INDICATORS: (Indicators not listed are not affected)			
Zero	If C(Xn) = 0, then ON; otherwise OFF		
Negative If C(Xn) ₀ = 1, then ON; otherwise OFF			

Mnemonic	Nam	e of the Instruction:	() <u>p Code (Octal</u>)
STCD	St	ore Control Double		357
SUMMARY:	C(PBR	$) => C(Y)_{0-17}, 000 => 0$	C(Y) ₁₈₋₂₉ , ITS Tag (1000)11)
	=> C(^{Y)} 30-35;		
	C(ICT	$C) + 00010 => C(Y+1)_{0-1}$	17;	•
	C(IR)	=> C(Y+1) ₁₈₋₂₈ , 000 =>	> C(Y+1) ₂₉₋₃₅	
	where	Y is an even location.		
MODIF ICA	TIONS:	All except DU, DL, CI, So Indicator C(Y+1) ₂₅ is no modification is performe operations.	C, SCR. The state of the changed regardless of do the STCD instruction	ne Tally Runout what address on for tally
INDICATO	RS:	None affected.		
NOTE:		This instruction stores pair. The relationship the indicators are as fo	between the bit positio) in an ITS wor ns of C(Y+1) ar
		<u>Bit Position</u>	Indicators	
		18	Zero	
		19 20	Negative Carry	
		21	Overflow	
		22	Exponent Overflow Exponent Underflow	
		23 24	Overflow Mask	
		25	Tally Runout	
		26	Parity Error	
		27 28	Parity Mask Absolute Mode	
		~0		
		The format for the ITS w	ord pair in memory is a	s follows:
	0 PBR	<u> 17 18 29 30 3</u>	5 0 17 18 ICTC+00010	28 29 IR Zero
		Y (even)	Y + 1	
			1 + 1	

DATA MOVEMENT STORE

.

	Name of the Instruction:	<u></u>	Code (Octal)
STA	Store A		755
SUMMARY:	$C(A) \implies C(Y)$		
MODIFICATI	ONS: All except DU, DL		
INDICATORS	: None affected		
Mnemonic:	Name of the Instruction:		<u>Code (Octal)</u>
STAC	Store A Conditional		354
SUMMARY: T	est C(Y) Then, 1. if C(Y) = 0, C(A) => C(Y) Ze 2. if C(Y) \neq 0, Zero indicator		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
_INDICATORS:	(Indicators not listed are not affected)		
Zero	If intial C(Y) = 0 then ON; otherwise OFF		
	the initial C(Y) is non-zero then C(Y) is not c struction. This instruction can be used for int		
· · · ·	Name of the Instruction:	<u> 0p (</u>	Code (Octal)
STQ	Store Q		756
SUMMARY:	C(Q) = C(Y)		
MODIFICATIO	DNS: All except DU, DL		
INDICATORS	: None affected		
	Name of the Instruction:	<u> 0p</u>	<u>Code (Octal)</u>
STAQ	Store AQ		757
SUMMARY: C	C(AQ) => C(Y-pair)		
MODIFICATIO	NNS: All except DU, DL, CI, SC, SCR		

INDICATORS: None affected

•

,

DATA MOVEMENT STORE

Mnemonic:	Name of the Instruction:	Op fode (Octal)	
STXn	Store Xn into Upper (n = 0, 1,,7)	74n	
SUMMARY: C	$(X_n) => C(Y)_{0-17}$		
MODIFICATIC	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	None affected		
Mnemonic:	Name of the Instruction:	Op Code (Octal)	
SXLn	Store Xn in Lower (n = 0, 1,,7)	44n	
SUMMARY: $C(X_n) = C(Y)_{18-35}$			
SUMMARY:	$C(X_n) = C(Y)_{18-35}$		
SUMMARY:			

Mnemonic:	Name of the Instruction:		<u>Op Code (Octal)</u>
· SREG	Store Registers		753
SUMMARY:	$C(XO) => C(Y)_{0-17}$	$C(X6) \implies C(Y+3)_{0-17}$	
	$C(X1) \implies C(Y)_{18-35}$	$C(X7) => C(Y+3)_{18-35}$	
	$C(X_2) => C(Y_{+1})_{0-17}$	$C(A) => C(Y+4)_{0-35}$	
	C(X3) => C(Y+1) ₁₈₋₃₅	$C(Q) \implies C(Y+5)_{0-35}$	
	$C(X_4) \implies C(Y_{+2})_{0-17}$	$C(E) \implies C(Y+6)_{0-7}; 000 =$	=> C(Y+6) ₈₋₃₅
	C(X5) => C(Y+2) ₁₈₋₃₅	$C(TR) \implies C(Y+7)_{0-23}; 000$) => C(Y+7) ₂₄₋₃₅
	where Y must be a O mo then the next lower su	dulo(8) address. (lf Y is r ch address is used.)	not O modulo(8)
MODIFICATIO	MODIFICATIONS: All except DU, DL, CI, SC, SCR		

INDICATORS: None affected

Mnemonic:	Name of the Instruction: Op	Code (Octal)
STCA	Store Character of A (Six Bit)	751

SUMMARY: Characters of C(A) => corresponding characters of C(Y), the character positions affected being specified in the tag field.

MODIFICATIONS: None

INDICATORS: None affected

NOTE: Binary ones in the tag field of this instruction specify the character positions of A and Y that are affected by this instruction. The control relation is shown in the diagram below.*



Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
STCQ	Store Character of Q (Six Bit)	752

SUMMARY: Characters of C(Q) => corresponding characters of C(Y), the character positions affected being specified by the tag field.

MODIFICATIONS: None

INDICATORS: None affected

NOTE: Binary ones in the tag field of this instruction specify the character positions of Q and Y that are affected by this instruction. The control relation is shown in the diagram below.*



* Character positions in memory not stored into are left unchanged.

Mnemonic:	Name of the Instruction: Op	<u>Code (Jctal)</u>	
STBA	Store Character of A (Nine Bit)	551	

SUMMARY: Characters of C(A) => corresponding characters of C(Y), the character positions affected being specified in the tag field.

MODIFICATIONS: None

INDICATORS: None affected

NOTE: Binary ones in the tag field of this instruction specify the character positions of A and Y that are affected by this instruction. The control relation is shown in the diagram below:*



SUMMARY: Characters of $C(Q) \Rightarrow$ corresponding characters of C(Y), the character positions affected being specified in the tag field.

MODIFICATIONS: None

INDICATIORS: None affected

NOTE: Binary ones in the tag field of this instruction specify the character positions of Q and Y that are affected by this instruction. The control relation is shown in the diagram below:*



* Character positions in memory not stored into are left unchanged.

nemonic:	Name of the Instruction: 0	p Code (Octal
STI	Store Indicator Register	754
SUMMARY: C	$(IR) => C(Y)_{18-28}$	
NODIFICATION	IS: All except DU, DL, CI, SC, SCR	
NDICATORS:	None affected	
IOTES: 1.	The indicators (bits 18 through 28) are:	
	Bit PositionIndicators13Zero19Negative20Carry21Overflow22Exponent Overflow23Exponent Underflow24Overflow Mask25Tally Runout26Parity Error27Parity Mask28Absolute Mode	
2.	. The parity indicator is turned on at the end of a which has incorrect parity.	memory acces
3.	. The ON state corresponds to a one bit, the OFF sta bit.	ate to a zero
4	, The C(Y) ₂₅ will contain the state of the Tally Rur <u>prior</u> to ² address modification of the STI instruction operations).	nout indicato ion (for Tall

,	Mnemonic:	Name of the Instruction:	OpCo	ode (Octal)
	STT	Store Timer Register		454
	SUMMARY: C	$C(TR) => C(Y)_{0-23}$ 000 => C(Y) ₂₄₋₃₅		
	MODIFICATIC	NS: All except DU, DL, CI, SC, SCR		

INDICATORS: None affected

Mnemonic:	Name of the Instruction:	Op Code (Oct	a1)
STC1	Store Instruction Counter plus 1	554	
SUMMARY: C	$(1C) + 001 => C(Y)_{0-17}$		
С	(IR) => $C(Y)_{18-28}$; 000 => $C(Y)_{29-35}$		
MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS: None affected			
NOTES: 1	. The indicators (bits 18 through 28) are:		

<u>Bit Position</u>	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent Overflow
23	Exponent Underflow
24	Overflow Mask
25	Tally Runout
26	Parity Error
27	Parity Mask
28	Absolute Mode

- 2. The ON state corresponds to a one bit, the OFF state to a zero bit.
- 3. The C(Y) will contain the state of the Tally Runout indicator prior to address modification of the STC1 instruction (for Tally operations).
- 4. Note the difference between STC1 and STC2.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
STC2	Store Instruction Counter plus 2	750
SUMMARY:	C(IC) + 0010 => C(Y) ₀₋₁₇ ; C(Y) ₁₈₋₃₅ are unch	nanged.
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
(Revised Oc	tober 15, 1970)	

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
STZ	Store Zero	450
SUMMARY: ($OOO \Rightarrow C(Y)$	
MODIFICATIO	ONS: All except DU, DL, CI, SC, SCR	
IND!CATORS	: None affected	

.

BASE REGISTER

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
EABn	Effective Address to Base n (n = 0, 1,, 7)	310 - 313 330 - 333

SUMMARY: $Y => C(ABRn)_{0-17}$; $C(ABRn)_{18-23}$ are unchanged, and any associated external base designated by $C(ABRn)_{18-20}$ is unchanged.

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

NOTE: This instruction may be executed in Master or Slave mode. If attempted in Slave mode, an illegal procedure fault will occur unless $C(ABRn)_{22} = 0$.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
	Effective Address to Pair n $(n = 0, 1, \dots, 7)$	350-353 370-373
SUMMARY:	1. If C(ABRn) ₂₁ = 0, then EA => C(ABRn) ₀₋₁₇ ; P =>	C(ABRm) ₀₋₁₇
	2. If $C(ABRn)_{21} = 1$, then $P => C(ABRm)_{0-17}$	

where n is the designated internal ABR (unless n designates an external ABR), and m is the designated linked external ABR.

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

- NOTES: 1. When $C(ABRn)_{21} = 0$, the effective address EA replaces the contents of the internal ABRn designated by the EAPn instruction, and the pointer (P) generated as part of the address modification procedure replaces the contents of the associated external ABRm. If the base specified by the EAPn instruction is external, that is, $C(ABRn)_{21} = 1$, then P => $C(ABRn)_{0-17}$.
 - 2. This instruction may be executed in Master or Slave mode. If attempted in Slave mode an illegal procedure fault is generated unless $C(ABRn,m)_{22} = 0$.

Mnemonic:	Name of the Instruction:	0p	<u>Code (Octal)</u>
ADBn	Add to Address Base Register n (n = 0, 1,,	7)	050–053 150–153
SUMMARY: C	$C(Y)_{0-17} + C(ABRn)_{0-17} => C(ABRn)_{0-17}$		
MODIFICATIC	NS: All except CI, SC, SCR		
INDICATORS	None affected		
at ur	his instruction may be executed in Master or Slave tempted in Slave mode an illegal procedure fault less $C(ABRn)_{22} = 0$. The ABR specified by the ADB by be an internal or external base ($C(ABRn)_{21} = 0$	is ge 'n ins	nerated truction
Mnemonic:	Name of the Instruction:	0p	<u>Code (Octal)</u>
LBRn	Load Address Base Register n (n=0,1,7)		76n
SUMMARY:	$C(Y)_{0-23} => C(ABR)_{n}$		
MODIFICATIO	DNS: All except DU, DL, CI, SC, SCR		
INDICATORS	None affected		
NOTE: If this instruction is attempted in Slave mode an illegal procedure fault is generated unless $C(ABRn)_{22} = 0$. The $C(ABRn)_{22}$ is not altered in Slave mode.			
Mnemonic:	Name of the Instruction:	<u> 0p</u>	<u>Code (Octal)</u>
LDB	Load Bases	•	173
SUMMARY:	C(Y,Y+1,,Y+7) ₀₋₂₃ => C(ABR0,,ABR7) where Y must be 0 modulo(8) address. (If Y is no then the next lower such address is used.)	ot O n	nodulo(8)
MODIFICATI	ONS: All except DU, DL, CI, SC, SCR		

INDICATORS: None affected

NOTE: The 8 ABR's are loaded in sequence in double word loads. The contents of the affected ABR may be altered in Master or Slave mode if $C(ABRn)_{22} = 0$. However the ABR will not be affected and no fault will occur while executing LDB in Slave mode if $C(ABRn)_{22} = 1$.

Up	<u>Code (Octal)</u>
Base Register	232
	Base Register

SUMMARY: $C(Y)_{0-28} \Rightarrow C(DBR)$

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

NOTE: This instruction may be executed only in Master mode. If attempted in Slave mode an illegal procedure fault will occur, and C(DBR) will remain unchanged. The associative memory is cleared (bit 54 of all AR's set to zero) when LDBR is executed.

Mnemonic:	Name of the Instruction:	<u>Op Code (Oc</u>	<u>tal)</u>
LDCF	Load Control Field	512	

SUMMARY: $C(Y)_{6-11} \Rightarrow C(ABRn)_{18-23}$; $C(Y)_{12-17} \Rightarrow C(ABRm)_{18-23}$ where n is an internal ABR specified by $C(Y)_{0-2}$ and m is an associated external ABR specified by $C(Y)_{3-5}$.

MODIFICATIONS: All except CI, SC, SCR

INDICATORS: None affected

NOTE: The $C(Y)_{0-17}$ is interpreted as three 6-bit characters specifying two ABR's and the corresponding new ABR control field information. This instruction may be executed in Master or Slave mode. If attempted in Slave mode an illegal procedure fault is generated unless $C(ABRn,m)_{22} = 0$. The $C(ABRn,m)_{22}$ is not altered in Slave mode.

Format of C(Y) is as follows:


Mnemonic:	Name of the Instruction:	<u> </u>	Code (Octal)	
SBRn	Store Address Base Register n	(n = 0, 1,, 7)	54n	
SUMMARY: $C(ABRn) => C(Y)_{0-23}; 000 => C(Y)_{24-35}$				
	where n may designate an internal of	or external ABR.		

MODIFICATIONS: All except DU, DL, Ci, SC, SCR

INDICATORS: None affected

Mnemonic:Name of the Instruction:Op Code (Octal)STBStore Bases254SUMMARY: $C(ABR0,..., ABR7) \Rightarrow C(Y,..., Y+7)_{0-23}; 00...0 \Rightarrow C(Y,..., Y+7)_{24-35}$
where Y must be 0 modulo(8) address.(If Y is not 0 modulo(8)
then the next lower such address is used.)MODIFICATIONS:All sugget DU DL CL SC SCP

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

NOTE: The contents of the eight ABR's are stored in sequence in double word stores.

Mnemonic:	Name of the Instruction:	Op	Code (Octal)
SDBR	Store Descriptor Segment Base Register		154
SUMWARY: ($C(DBR) => C(Y)_{0-28}; 000 => C(Y)_{29-35}$		
MODIFICATIO	NNS: All except DU, DL, CI, SC, SCR		
INDICATORS:	None affected		

NOTE: This instruction may be executed in Master mode only or an illegal procedure fault is generated.

BASE REGISTER

Mnemonic:	Name of the Instruction:	Op Code (Octal)
STPn	Store Pair n(n = 0, 1,,7)	250 - 253 650 - 653
SUMMARY:		
1.	<pre>If C(ABRn)₂₁ = 0, then C(ABRm) => C(Y)₀₋₁₇; 000 => C(Y)₁₈₋₂₉, ITS Tag (1 C(ABRn) => C(Y+1)₀₋₁₇, 000 =</pre>	
2 .	<pre>If C(ABRn)₂₁ = 1, then C(ABRm) => C(Y)₀₋₁₇, 000 => C(Y)₁₈₋₂₉, ITS Tag (1 000 => C(Y+1)₀₋₃₅ where n is the designated internal m is the designated linked A</pre>	ABR
	Y is an even location.	
MODIFICATIO	NS: All except DU, DL, CI, SC, SCF	\mathbf{R}
INDICATORS:	None affected	
NOTE:	This instruction stores the conter ed by the STPn instruction and the word pair. If an external base is designated $C(ABRn)_{21} = 1$, then an odd word of format of the word pair in memory	e linked external ABR as an ITS by the STPn instruction, that is, `all zeros will be stored. The
1. = 0	<u>0 17 18 29 30 35</u>	0 17 18 35
	ABRm Zeros ITS TAG	ABRn Zeros
	Y(even)	Y+1
2. = 1	0 17 18 29 30 35	035
	ABRm Zeros ITS TAG	Zeros
	Y(even)	Y+1

2-24

Mnemonic:	Name	of the Instruction:	0p (Code (Octal)
ARL	AF	light Logic		771
SUMMARY:	Shif fiel zerc	t right C(A) the number of positions specified of the instruction (Y ₁₁₋₁₇); fill vacated pos.	d by osit	the address ions with
MODIFICATI	ONS:	All except DU, DL, CI, SC, SCR		
INDICATORS	:	(Indicators not listed are not affected)		·
Zero		If C(A) = 0, then ON; otherwise OFF		
Negative		If $C(A)_0 = 1$, then ON; otherwise OFF		
·				
Mnemonic:	Name	e of the Instruction:	Op (Code (Octal)
QRL	QF	Right Logic		772
SUMMARY: Shift right $C(Q)$ the number of positions specified by the address field of the instruction (Y_{11-17}) ; fill vacated positions with				

MODIFICATIONS: All except DU, DL, CI, SC, SCR

zeros.

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Q) = 0$, then ON; otherwise OFF
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Op (ode (Octal)
LRL	Long Right Logic		773
SUMMARY:	Shift right C(AQ) the number of positions specifi field of the instruction (Y ₁₁₋₁₇); fill vacated p zeros.	ed by ositi	v the address ions with
MODIFICATI	ONS: All except DU, DL, CI, SC, SCR		

INDICATORS:	(Indicators not listed are not affected)
Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction: Op	Code (Octal)		
ALR	A Left Rotate	775		
SUMMARY: Rotate C(A) by Y ₁₁₋₁₇ positions; enter each bit leaving position 0 into position 35				
MODIFICATIO	MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS	INDICATORS: (Indicators not listed are not affected)			
Zero If $C(A) = 0$, then ON; otherwise OFF				
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF			

_	Mnemonic:	Name of the Instruction: Op	Code (Octal)	
	QLR	Q Left Rotate	776	
	SUMMARY: F	Rotate C(Q) by Y positions; enter each bit leaving into position $35.$	g position O	
	MODIFICATIONS: All except DU, DL, CI, SC, SCR			
	Zero	If $C(Q) = 0$, then ON; otherwise OFF		
	Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF		

Mnemonic:	Name of the Instruction:	Op Code (Octal)
LLR ·	Long Left Rotate	777
SUMMARY:	Rotate the C(AQ) left by Y_{11-17} positions; enter A_0 into Q_{35} .	each bit leaving
MODIFICATIO	ONS: All except DU, DL, CI, SC, SCR	
INDICATORS	: (Indicators not listed are not affected)	
Zero	If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	If C(AQ) ₀ = 1, then ON; otherwise OFF	
<u></u>		

ł

Mnemonic:	Name of the Instruction: O	o Code (Octal)			
ARS	A Right Shift	731			
SUMMARY:	SUMMARY: Shift right C(A) the number of positions specified by the address field of the instruction (Y_{11-17}) ; fill vacated positions with $C(A)_0$.				
MODIFICATIO	MODIFICATIONS: All except DU, DL, CI, SC, SCR				
INDICATORS	INDICATORS: (Indicators not listed are not affected)				
Zero If C(A) = 0, then ON; otherwise OFF					
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF				

Mnemonic:	Name of the Instruction:	Ор (Code (Octal)
QRS	Q Right Shift	•	732
SUMMARY:	Shift right C(Q) the number of p field of the instruction $(Y_{11-17} C(Q)_0$.	ositions specified by); fill vacated posit	the address ions with
MODIFICATI	ONS: All except DU, DL, CI, SC,	SCR	

INDICATORS:	Indicators not listed are not affected)	

Zero	If $C(Q) = 0$, then ON; otherwise OFF
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
LLS	Long Left Shift		737

SUMMARY: Shift left C(AQ) the number of positions specified by the address field of the instruction (Y_{11-17}) ; fill vacated positions with zeros.

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS:	(Indicators not listed are not affected)	
Zero	Zero If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	tive If C(AQ) ₀ = 1, then ON; otherwise OFF	
Carry	If C(AQ)O ever changes during the shift, then ON; otherwise OFF	

Mnemonic:	Name of the Instruction: Op	Code (Octal)		
QLS	Q Left Shift	736		
SUMMARY: Shift left C(Q) the number of positions specified by the address field of the instruction (Y11-17); fill vacated positions with zeros.				
MODIFICATION	MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS:	(Indicators not listed are not affected)			
Zero If $C(Q) = 0$, then ON; otherwise OFF				
NegativeIf $C(Q)_0 = 1$, then ON; otherwise OFFCarryIf $C(Q)_0$ ever changes during the shift, then ON; o				
		; otherwise		

....

Mnemonic:	Name of the Instruction: Op	Code (Octal)		
ALS	A Left Shift	735		
SUMMARY: Shift left C(A) the number of positions specified by the address field of the instruction (Y ₁₁₋₁₇); fill vacated positions with zeros.				
MODIFICATION	MODIFICATIONS: All except DU, CL, CI, SC, SCR			
INDICATORS: (Indicators not listed are not affected)				
ZeroIf $C(A) = 0$, then ON; otherwise OFFNegativeIf $C(A)_0 = 1$, then ON; otherwise OFFCarryIf $C(A)_0$ ever changes during the shift, then ON; otherwise OFF				
		otherwise		

.

Mnemonic:	Name of the Instruction: Op	Code (Octal
LRS	Long Right Shift	733
SUMMARY: S	Shift right $C(AQ)$ the number of positions specified by field of the instruction (Y_{11-17}) ; fill vacated positio $C(A)_0$.	the address ons with
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)	
Zero	If C(AQ) = 0, then ON; otherwise OFF	
Negative If $C(AQ)_0 = 1$, then ON; otherwise OFF		

2-29

Mnemonic:	Name of the Instruction: Or	<u>Code (Octal</u>)
ADA .	Add to A	075
SUMMARY: C	(A) + C(Y) => C(A)	
MODIFICATIO	NS: A11	
INDICATORS:(Indicators not listed are not affected)ZeroIf $C(A) = 0$, then ON; otherwise OFFNegativeIf $C(A)_0 = 1$, then ON; otherwise OFFOverflowIf range of A is exceeded, then ONCarryIf a carry out of A_0 is generated, then ON; otherwise OFF		
		erwise OFF

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal</u>)
ADQ	Add to Q	076
	$(0) + O(Y) \rightarrow O(0)$	

SUMMARY: $C(Q) + C(Y) \implies C(Q)$

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Q) = 0$, then ON; otherwise OFF

Negative	If $O(Q)_0 = 1$, then ON; otherwise OFF	
Overflow	If range of Q is exceeded, then ON	
Carry	If a carry out of Q_0 is generated, then ON; otherwise OFF	

Mnemonic:	Name of the Instruction:	Op Code (Octal)
ADAQ	Add to AQ	077
SUMMARY: C(AQ) + C(Y-pair) => C(AQ)	
MODIFICATION	S: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Overflow	If range of AQ is exceeded, then ON	
Carry	If a carry out of AQ ₀ is generated, then ON;	otherwise OFF

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal</u>)
ADXn	Add to Xn $(n = 0, 1,, 7)$	06n
SUMMARY:	$C(X_n) + C(Y)_{0-17} => C(X_n)$	

MODIFICATIONS: All except C4, SC, SCR

٠

INDICATORS:	(Indicators not	listed are n	ot affected)

Zero	If $C(Xn) = 0$, then ON; otherwise OFF
Negative	lf C(Xn) ₀ = 1, th en ON; otherwise OFF
Overflow	If range of Xn is exceeded, then ON
Carry	If a carry out of Xn _O is generated, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Octal)
ASA	Add Stored to A	055
SUMMARY: C(A) + $C(Y) => C(Y)$ $C(A)$ unchanged	
MODIFICATION	S: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(Y) = 0$, then ON; otherwise OFF	
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF	
Overflow	If range of Y is exceeded, then ON	
Carry	If a carry out of Y _O is generated, then ON;	otherwise OFF

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
A SQ	Add Stored to Q	056
SUMMARY: C	(Q) + C(Y) => C(Y) $C(Q)$ unchanged	
MODIFICATION	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(Y) = 0$, then ON; otherwise OFF	
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF	
Overflow	If range of Y is exce eded, then ON	
Carry	If a carry out of Y_0 is generated, then ON; o	therwise OFF

•

Mnemonic:	ame of the Instruction:	<u>Op Code (Octal</u>)
ASXn	Add Stored to Xn	04n
SUMMARY: C	$(X_n) + C(Y)_{0-17} \implies C(Y)_{0-17}$	
MODIFICATION	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(Y)_{0-17} = 0$, then ON; otherwise OFF	
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF	
Overflow	If range of Y ₀₋₁₇ is exceeded, then ON	
Carry	If a carry out of Y_0 is generated, then ON;	otherwise OFF

		Name of the Instruction:	<u>)p_Code (Octal</u>)
\frown	ADLA	Add Logic to A	035

SUMMARY: $C(A) + C(Y) \implies C(A)$

MODIFICATIONS: A11

INDICATORS: (Indicators not listed are not affected)

Zero	If $C(A) = 0$, then ON ; otherwise OFF
Negative	lf C(A) ₀ = 1, then ON; otherwise OFF
Overflow	Not Affected
Carry	If a carry out of A _O is generated then ON; otherwise OFF

NOTE: This instruction is identical to the ADA instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

Mnemonic: Nam	me of the Instruction:	0р	Code (Octal)
ADLQ A	dd Logic to Q		036
SUMMARY: C(Q	$) + C(Y) \Rightarrow C(Q)$		
MODIFICATIONS:	A11		
INDIC ATORS:	(Indicators not listed are not affected)		
Zero	If $C(Q) = 0$, then ON; otherwise OFF		
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF		
Overflow	Not Affected		
Carry	If a carry out ot Q_0 is generated then ON;	other	wise OFF

This instruction is identical to the ADQ instruction with the ex-NOTE: ception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

Mnemonic: Nar	me of the Instruction:	<u>Op Code (Oct</u>	<u>al)</u>
ADLAQ A	dd Logic to AQ	037	
SUMMARY: C(A	Q) + C(Y-pair) => C(AQ)		
MODIFICATIONS:	All except DU, DL, CI, SC		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If C(AQ) = 0, then ON; otherwise OFF		
Negative	If C(AQ) ₀ = 1, then ON; otherwise OFF		
Overflow	Not Affected		
Carry	If a carry out of AQO is generated, then ON	√; otherwise OF	F

NOTE: This instruction is identical to the ADAQ instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

Mnemonic:	Name of the Instruction: Op	Code (Octal)
ADL Xn	Add Logic to Xn $(n = 0, 1,, 7)$	02n
SUMMARY:	$C(X_n) + C(Y)_{0-17} \implies C(X_n)$	
MODIFICATIO	DNS: All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(X_n) = 0$, then ON; otherwise OFF	
Negative	If $C(X_n)_0 = 1$, then ON; otherwise OFF	
Overflow	Not Affected	
Carry	If a carry out of Xno is generated, then ON; oth	nerwise OFF

NOTE: This instruction is identical to the ADXn instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

.

Mnemonic:	Name of the Instruction: Op C	<u>ode (Octal)</u>
AWCA	Add with Carry to A	071
SUMMARY: C	Carry Indicator OFF: $C(A) + C(Y) \Rightarrow C(A)$ Carry Indicator ON: $C(A) + C(Y) + 001 \Rightarrow C(A)$	
MODIFICATION	IS: All	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(A) = 0$, then ON; otherwise OFF	
Negative	If C(A) ₀ = 1, then ON; otherwise off	
Overflow	If range of A is exceeded, then ON	
Carry	If a carry out of AO is generated, then ON; other	rwise OFF

NOTE: This instruction is identical to the ADA instruction with the exception that, when the Carry indicator is ON at the beginning of the instruction, then +1 is added to the least-significant position.

Mnemonic: Nam	e of the Instruction:	Op Code (Octal)	
AWCQ Ad	d with Carry to Q	072	
SUMMARY: Car Car	ry Indicator OFF: C(Q) + C(Y) => C(Q) ry Indicator ON: C(Q) + C(Y) + 001 => C(Q)		
MODIFICATIONS:	A11		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(Q) = 0$, then ON; otherwise OFF		
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF		
Overflow	If range of Q is exceeded, then ON		
Carry	If carry out of Q _O is generated, then ON; othe	erwise OFF	
cepti the i <u>Mnemonic: Nam</u>	······································	ne beginning of ficant position. Op Code (Octal)	
ADL Ad	ld Low to AQ	033	
SUMMARY: C(A	Q) + C(Y), sign extended, => C(AQ)		
MODIFICATIONS:	All except CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If C(AQ) = 0, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Overflow If range of AQ is exceeded, then ON			
Carry	If a carry out of AQ _O is generated, then ON; o	otherwise OFF	
NOTE: a	NOTE: a 72-bit number is formed: $C(Y_0), C(Y_0), \dots, C(Y_0), C(Y).$		

Its lower half (bits 36-71) is identical to C(Y), and each of the bits of its upper half (bits 0-35) is identical to the sign bit of C(Y), i.e., to $C(Y_0)$.

This number is added to the contents of the combined AQ-register, effecting the addition of C(Y) to the lower half of the combined AQ-register with a possible carry out of the Q-part being passed on to the A-part.

36 bits

Mnemonic:	Name of the Instruction:	Op Code (Octal)	
AOS	Add One to Storage	054	
SUMMARY:	$C(Y) + 001 \implies C(Y)$		
MODIFICATI	MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS	: (Indicators not listed are not affected)		
Zero	If $C(Y) = 0$, then ON; otherwise OFF		
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF		
Overflow	If range of Y is exceeded, then ON		
Carry	If a carry out of Y_0 is generated, then ON;	otherwise OFF	

Mnemonic:	Name of the Instruction:	Op Code (Octal)
SBA	Subtract from A	175
SUMMARY:	$C(A) - C(Y) \Rightarrow C(A)$	
MODIFICATIO	NS: A11	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(A) = 0$, then ON; otherwise OFF	
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF	
Overflow	If range of A is exceeded, then ON	
Carry	If a carry out of A _O is generated, then ON;	otherwise OFF

Mnemonic:	Name of the Instruction: Op	Code (Octal)
SBQ	Subtract from Q	176
SUMMARY:	$C(Q) = C(Y) \implies C(Q)$	
MODIFICATIO	NS: A11	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(Q) = 0$, then ON; otherwise OFF	
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF	
Overflow	If range of Q is exceeded, then ON	
Carry	If a carry out of ${ extsf{Q}}_{ extsf{O}}$ is generated, then ON; othe	rwise OFF

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
SBAQ	Subtract from AQ	177
SUMMARY:	$C(AQ) - C(Y-pair) \Rightarrow C(AQ)$	
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If C(AQ) = 0, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Overflow	If range of AQ is exceeded, then ON; otherwi	se OFF
Carry	If carry out of AQ ₀ is generated, then ON; o	therwise OFF

Mnemonic:	Name of the Instruction:	Op	<u>Code (Octal)</u>
SBXn	Subtract from Xn	(n = 0,1,,7)	16n
SUMMARY:	$C(X_n) - C(Y)_{0-17} \implies C(X_n)$		
MODIFICATIO	NS: All except CI, SC, SCR		
INDICATORS:	(Indicators not listed are no	t affected)	
Zero	If $C(X_n) = 0$, then ON; other	wise OFF	
Negative	If $C(X_n)_0 = 1$, then ON; other	rwise OFF	
Overflow	If range of Xn is exceeded,	then ON	
Carry	lf a carry out of Xno is gen	erated, then ON; oth	erwise OFF

_::#

2-39

Mnemonic:	Name of the Instruction:	Op Co	de (Octal)
SSA	Subtract Stored from A		155
SUMMARY:	$C(A) - C(Y) \Rightarrow C(Y)$		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)	ν.	
Zero	If C(Y) = 0, then ON; otherwise OFF	• .	
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF		
Overflow	If range of Y is exceeded, then ON		
Carry	If a carry out of Y _O is generated, then ON;	otherw	ise OFF

Mnemonic:	Name of the Instruction:	• Op	Code (Octal)
SSQ	Subtract Stored from Q		156
SUMMARY:	$C(Q) - C(Y) \Rightarrow C(Y)$		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(Y) = 0$, then ON; otherwise OFF		
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF		
Overflow	If range of Y is exceeded, then ON		
Carry	If a carry out of Yo is generated, then ON	; othe	erwise OFF

Mnemonic:	Name of the Instruction:	0р	Code (Octal)
SSXn	Subtract Stored from Xn		14n
SUMMARY:	$C(X_n) - C(Y)_{0-17} \implies C(Y)_{0-17}$		
MODIFICATIC	DNS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(Y)_{0-17} = 0$, then ON; otherwise OFF		
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF		
Overflow	If range of Y ₀₋₁₇ exceeded, then ON		
Carry	If a carry out of Y_0 is generated, then ON	; oth	erwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Octal)
SBLA	Subtract Logic from A	135
SUMMARY:	$C(A) - C(Y) \implies C(A)$	
MODIFICATIO	DNS: All	
INDICATORS	(Indicators not listed are not affected)	
Zero	If C(A) = 0, then ON; otherwise OFF	
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF	
Overflow	Not Affected .	
Carry	If a carry out of A _O is generated, then ON; o	otherwise OFF

NOTE: This instruction is identical to the SBA instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

Mnemonic:	Name of the Instruction:	0р	Code (Octal)
SBLQ	Subtract Logic from Q		136
SUMMARY:	$C(Q) - C(Y) \Rightarrow C(Q)$		
MODIFICATI	ONS: All		
INDICATORS	: (Indicators not listed are not affected)		
Zero	If $C(Q) = 0$, then ON; otherwise OFF		
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF		
Overflow	Not Affected		
Carry	If a carry out of Q_0 is generated, then ON;	othe	rwise OFF

NOTE: This instruction is identical to the SBQ instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive integers.

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
SBLAQ	Subtract Logic from AQ	137
SUMMARY:	C(AQ) _ C(Y_pair) => C(AQ)	

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS:	Indicators	not listed	are not	affected)

Zero	If C(AQ) = 0, then ON; otherwise OFF	
Negative	If C(AQ) ₀ = 1, then ON; otherwise OFF	
Overflow	Not affected	
Carry	If a carry out of AQ_0 is generated, then ON; otherwise OFF	

NOTE: This instruction is identical to the SBAQ instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal</u>)
SWCA	Subtract with Carry from A	171
SUMMARY:	Carry Indicator ON: $C(A) - C(Y) \implies C(A)$ Carry Indicator OFF: $C(A) - C(Y) - 001 \implies C(A)$	

MODIFICATIONS: A11

1.

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(A) = 0$, then ON; otherwise OFF
Negative	If C(A) ₀ = 1, then ON; otherwise OFF
Overflow	If range of A is exceeded, then ON
Carry	If a carry out of A_0 is generated, then ON; otherwise OFF

NOTES:

This instruction is identical to the SBA instruction with the exception that, when the Carry indicator is OFF at the beginning of the instruction, then +1 is subtracted from the least-significant position.

2. This instruction is used for multiple-word precision arithmetic.

	Name of the Instruction:	Ор	Code (Octal)
SWCQ	Subtract with Carry from Q		172
SUMMARY:	Carry Indicator ON: $C(Q) - C(C)$ C(Q) - C(C)	() => C(Q) () = 001 => C(Q)	

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Q) = 0$, then ON; otherwise OFF
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF
Overflow	If range of Q is exceeded, then ON
Carry	If carry out of ${ extsf{Q}}_{ extsf{O}}$ is generated, then ON; otherwise OFF

- NOTES: 1. This instruction is identical to the SDQ instruction with the exception that, in case the Carry indicator is OFF at the beginning of the instruction, then +1 is subtracted from the least-significan position.
 - 2. This instruction is used for multiple-word precision arithmetic.

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
SBLXn	Subtract Logic from Xn (n = 0,1,,7)	12n
SUMMARY: $C(X_n) - C(Y)_{0-17} \implies C(X_n)$		
MODIFICATIO	NS: All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If C(Xn) = 0, then ON; otherwise OFF	
Negative	If C(Xn) ₀ = 1, then ON; otherwise OFF	
Overflow	Not Affected	
Carry	If a carry out of Xn _O is generated, then ON;	otherwise OFF

NOTE: This instruction is identical to the SBXn instruction with the exception that the overflow indicator is not affected by this instruction. Operands and results are regarded as unsigned, positive binary integers.

FIXED-POINT MULTIPLICATION

Mnemonic:	Name of the Instruction:	0p	<u>Code (Octal)</u>
MPY	Multiply Integer		402
SUMMARY:	C(Q) x C(Y) => C(AQ), right-adjusted		
MODIFICATIO	DNS: All except CI, SC, SCR		

INDICATORS:	(Indicators not listed are not affected)
Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF

NOTES: 1. Two 36-bit integer factors (including sign) are multiplied to form a 71-bit integer product (including sign), which is stored in AQ, right-adjusted. Bit position AQ₀ is filled with an "extended sign bit".



Combined AQ-register

2. In the case of $(-2^{35}) \times (-2^{35}) = +2^{70}$, the position AQ₁ is used to represent the product rather than as an extension of the sign. No overflow can occur.

FIXED-POINT MULTIPLICATION

Mnemonic:	Name of the Instruction:	Op Code (Octal)
MPF	Multiply Fraction	401

SUMMARY: $C(A) \times C(Y) \implies C(AQ)$, left justified

MODIFICATIONS: All except CI, SC, SCR

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(AQ) = 0$, then ON; otherwise OFF

Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF
Overflow	If range of AQ is exceeded, then ON

NOTE:

Two 36-bit fractional factors (including sign) are multiplied to form a 71-bit fractional product (including sign), which is stored left-justified in the AQ register; bit position AQ₇₁ contains a zero. Overflow can occur only in the case of A and Y containing all ones and the result exceeding the combined AQ register.



Combined AQ-register

FIXED-POINT DIVISION

Mnemonic:	Name of the Instruction:	Op Code (Octal)
DIV	Divide Integer	506
SUMMARY:	$C(Q) \div C(Y);$ integer quotient => $C(Q)$ integer remainder => $C(A)$	

MODIFICATIONS: A11

INDICATORS: (Indicators not listed are not affected)

	(Indicators not risted are	110 2 01 00 2021
	If division takes place:	lf no division takes place:
Zero	If C(Q) = 0, then ON; otherwise OFF	If divisor = 0, then ON; otherwise OFF
Negative	If C(Q)O = 1, then ON; otherwise OFF	lf dividend < 0, then ON; otherwise OFF

NOTES: 1. A 36-bit integer dividend (including sign) is divided by a 36-bit integer divisor (including sign) to form a 36-bit integer quotient (including sign) and a 36-bit fractional remainder (including sign). The remainder sign is equal to the dividend sign unless the remainder is zero.



2. If dividend = -2^{35} and divisor = -1 or if divisor = 0, then the division itself does not take place.

Instead, a Divide-Check fault trap occurs; the divisor C(Y) remains unchanged, C(Q) contains the dividend magnitude in absolute, and the negative indicator reflects the dividend sign.

FIXED-POINT DIVISION

Mnemonic:	Name of the Instruction: (Op Code (Octal)
DVF	Divide Fraction	507
SUMMARY:	C(AQ) : C(Y); fractional quotient => C(A) remainder => C(Q)	

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

	If division takes place:	If no division takes place:
Zero	If C(A) = O, then ON; otherwise OFF	lf divisor = 0, then ON; otherwise OFF
Negative	If C(A) _O = 1, then ON; otherwise OFF	lf dividend < 0, then ON; otherwise OFF

NOTES: 1. A 71-bit fractional dividend (including sign) is divided by a 36-bit fractional divisor (including sign) to form a 36-bit fractional quotient (including sign) and a 36-bit remainder (including sign), bit position 35 of the remainder is corresponding to bit position 70 of the dividend. The remainder sign is equal to the dividend sign unless the remainder is zero.



2. If |dividend| ≥ |divisor| or if divisor = 0, then the division itself does not take place.

Instead, a Divide-Check fault trap occurs; the divisor C(Y) remains unchanged, C(AQ) contains the dividend magnitude in absolute, and the negative indicator reflects the dividend sign.

FIXED-POINT NEGATE

Mnemonic:	Name of the Instruction:	Op Code (Octal)
NEG	Negate A	531

SUMMARY: -C(A) => C(A)

MODIFICATIONS: None

INDICATORS:	(Indicators not listed are not affected)
Zero	If C(A) = 0, then ON; otherwise OFF
Negative	If $C(A)_0 = 0$, then ON; otherwise OFF
Overflow	If range of A is exceeded, then ON

NOTE: This instruction changes the number in A to its negative (if \neq 0). The operation is executed by forming the two's complement of the string of 36 bits.

Mnemonic:	Name of the Instruction: Op (Code (Octal)
NEGL	Negate Long	533

SUMMARY: -C(AQ) => C(AQ)

MODIFICATIONS: None

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(AQ) = 0$, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF
Overflow	If range of AQ is exceeded, then ON

NOTE: This instruction changes the number in AQ to its negative (if \neq 0). The operation is executed by forming the two's complement of the string of 72 bits.

FLOATING POINT LOAD

Mnemonic:	Nam	e of the Instruction:	0p (Code (Octal)	
FLD	F1	bating Load		431	
SUMMARY:	C(Y)	_{D-7} => C(E), C(Y) ₈₋₃₅ => C(AQ) ₀₋₂₇ ; 000 =	> C(A	2) ₂₈₋₇₁	
MODIFICATIO	ONS:	All except CI, SC, SCR			
INDICATORS		(Indicators not listed are not affected)			
Zero		If $C(AQ) = 0$, then ON; otherwise OFF			
Negative		If $C(AQ)_0 = 1$, then ON; otherwise OFF			
Mnemonic:	Name	of the Instruction:	Op C	Code (Octal)	
DFLD	Dou	ble-Precision Floating Load		433	
MODIFICATIC		All except DU, DL, CI, SC, SCR (Indicators not listed are not affected)			
Zero		If C(AQ) = 0, then ON; otherwise OFF			
Negative		If C(AQ) ₀ = 1, then ON; otherwise OFF			
Mnemonic:	Name	e of the Instruction:	0p (Code (Octal)	
LDE	Loa	ad Exponent Register		411	
SUMMARY: $C(Y)_{0-7} \Rightarrow C(E)$					
MODIFICATIONS: All except CI, SC, SCR					
INDICATORS	:	(Indicators not listed are not affected)			
ZERO		Set OFF			

FLOATING POINT STORE

/ ;

Mnemonic:	Name of the Instruction Op	Code (Octal)
FST	Floating Store	455
SUMMARY: ($C(E,A) \Rightarrow C(Y)$	
MODIFICATION	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
NOTE:	This instruction is executed as follows:	
	$C(E) => C(Y)_{0-7}$ $C(A)_{0-27} => C(Y)_{8-35}$	

Mnemonic:	Name o	f the Instruction:	0p	<u>Code (Octal)</u>
DFST	Double	e-Precision Floating Store		457
SUMMARY: C	(E,A,Q)	=> C(Y-pair)		
MODIFICATION	NS:	All except DU, DL, CI, SC, SCR		
INDICATORS:		None affected		
NOTE:		This instruction is executed as follows:		
		$C(E) => C(Y-pair)_{0-7}$ $C(AQ)_{0-63} => C(Y-pair)_{8-71}$		

FLOATING POINT STORE

Mnemonic:	Name of the Instruction:	0p	<u>Code (Octal)</u>			
FSTR	FSTR Floating Store Rounded					
SUMMARY:	[C(EAQ)] rounded => $C(Y)$					
MODIFICATIONS: All except DU, DL, CI, SC						
INDICATORS	(Indicators not listed are not affected)					
Exp. Over	flow If exponent above +127, then ON					

- NOTES: 1. During single-precision floating point stores, this instruction rounds the number (positive or negative) as it is stored.
 - 2. The instruction is executed by adding a binary one to bit position 28 of AQ, truncating, then storing the contents of AQ. Steps in the execution may be conceived of as follows:

 $C(AQ)_{0-71} + 2^{-28} \Rightarrow C(AQ)_{0-27}$ $00...0 \Rightarrow C(AQ)_{28-71}$ $C(E) \Rightarrow C(Y)_{0-7}$ $C(A)_{0-27} \Rightarrow C(Y)_{8-35}$ Restore C(EAQ) to original values.

- 3. FSTR is a special type of store instruction, which is handled in a different manner than are normal stores. In the execution of this instruction, the mantissa in the A-register is transferred to N₀₋₃₅ and a one is added to bit 28, which in effect rounds the mantissa to bits 0-27. The rounded mantissa and the exponent from the E-register are stored in storage location Y as a normal floating store. If the mantissa overflows when it is rounded, it is shifted one bit position right, and the exponent is increased by one before it is stored. If increasing the exponent by one causes it to overflow, the Exp. Overflow indicator will be set. In no case will the contents of A or E be altered. If the mantissa is rounded to all zeros, the zero indicator will not be set and the exponent will not be forced to -128.
- 4. All registers remain unchanged.
- 5. An exponent overflow occurs only if C(E) = +127 and $C(AQ)_{0-28} = 0.111...111$ before rounding.

FLOATING POINT STORE

(FSTR Instruction, Continued)

6. If the original operand is a negative number

 $[C(AQ)_{0-28} = 1.0111...111 \text{ and } C(AQ)_{29-71} = 0],$

the number is rounded towards zero, not towards a more negative value, and the result becomes unnormalized.

7. Normalization occurs only if the mantissa overflows when it is rounded.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
STE_	Store Exponent Register	456
SUMMARY:	$C(E) => C(Y)_{0-7}; 000 => C(Y)_{8-17}$	
MODIFICATIO	DNS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	

FLOATING POINT ADDITION

Mnemonic: Name	of the Instruction	<u> Op Code (Octa</u>	1)
FAD Flo	ating Add	475	
SUMMARY: [C(E	AQ) + C(Y)]normalized => C(EAQ)		
MODIFICATIONS:	All except CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If C(AQ) = 0, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Exp. Overflow	If Exponent above + 127, then ON		
Exp. Underflow	If Exponent below - 1.28, then ON		
Carry	If a carry out of AQO is generated, then	ON; otherwise C)FF

Mnemonic: Name	of the Instruction	<u>Op Code (Octal)</u>
UFA Unr	normalized Floating Add	435
SUMMARY: [C(E	EAQ) + C(Y)] not normalized => C(EAQ)	
MODIFICATIONS:	All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If C(AQ) = 0, then ON; otherwise OFF	
Negative	If C(AQ) _O = 1, then ON; otherwise OFF	
Exp. Overflow	If Exponent above + 127, then ON	
Exp. Underflow	v If Exponent below - 128, then ON	
Carry	If a carry out of AQ_0 is generated, then	n ON; otherwise OFF

FLOATING POINT ADDITION

ł

Mnemonic:	Name of the Instruction:	0р	Code (Octal)
DFAD	Double-Precision Floating Add	•	477
SUMMARY: [C(EAQ) + C(Y-pair)] normalized => C(EAQ)		
MODIFICATION	S: All except DU, DL, CI, SC, SCR		•
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(AQ) = 0$, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Exp. Overfl	ow If exponent above +127, then ON	•	
Exp. Underf	'low If exponent below -128, then ON		
Carry	If a carry out of AQ_0 is generated, then O	V; ot	herwise OFF

Mnemonic:	Name of the Instruction:	Op	<u>Code (Octal</u>
DUFA	Double-Precision Unnormalized Floating Add		437
SUMMARY :	[C(EAQ) + C(Y-pair)] not normalized => C(EAQ)		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(AQ) = 0$, then ON; otherwise OFF		

Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF
Exp. Overflow	If exponent above +127, then ON
Exp. Underflow	If exponent below -128, then ON
Carry	If a carry out of AQ $_{ m O}$ is generated, then ON; otherwise OFF

2-55

FLOATING POINT ADDITION

Mnemonic:	Name of the Instruction:	Op Code (Octal)	
ADE	Add to Exponent Register	415	
SUMMARY:	$C(E) + C(Y)_{0-7} => C(E)$		
MODIFICATIO	DNS: All except Cl, SC, SCR		
INDICATORS	(Indicators not listed are not affected)		
Zero	Set OFF		
Negative	Negative Set OFF		
Exp. Overf	low If exponent above +127, then ON		
Exp. Under	flow, If exponent below -128, then ON		

FLOATING POINT SUBTRACTION

Mnemonic:	Name of the Instruction:	Op Code (Octal)
FSB	Floating Subtract	575
SUMMARY:	[C(EAQ) - C(Y)] normalized => $C(EAQ)$	
MODIFICATIO	NS: All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Exp. Overf	low If exponent above +127, then ON	
Exp. Under	flow If exponent below -128, then ON	
Carry	If a carry out of AQ_0 is generated, then ON	; otherwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Octal
UFS	Unnormalized Floating Subtract	535
SUMMARY:	[C(EAQ) - C(Y)] not normalized => C(EAQ)	
MODIFICATI	ONS: All except CI, SC, SCR	

INDICATORS:	(Indicators not listed are not affected)
Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF
Exp. Overflow	If exponent above +127, then ON
Exp. Underflow	If exponent below -128, then ON
Carry	If a carry out of AQ $_{ m O}$ is generated, then ON; otherwise OFF

FLOATING POINT SUBTRACTION

Mnemonic: N	ame of the Instruction:	Op Code (Oct	al)
DFSB	Double-Precision Floating Subtract	577	
SUMMARY: [C	(EAQ) - C(Y-pair)] normalized => C(EAQ)		
MODIFICATIONS	: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(AQ) = 0$, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Exp. Overflo	w If exponent above +127, then ON		
Exp. Underfl	ow If exponent below -128, then ON		
Carry	If a carry out of AQ_0 is generated, then ON	; otherwise OF	F

Mnemonic: N	ame of the Instruction:	0p	Code (Octal)
DUFS	Double-Precision Unnormalized Floating Subtract		537
SUMMARY: [C	(EAQ) - C(Y-pair)] not normalized => C(EAQ)		
MODIFICATIONS	: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If C(AQ) = 0, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Exp. Overflo	w If exponent above +127, then ON		
Exp. Underfl	ow If exponent below -128, then ON		
Carry	If a carry out of AQO is generated, then ON;	oth	erwise OFF

2-58
FLOATING POINT MULTIPLICATION

Mnemonic: N	ame of the Instruction:	Op Code (Octal)
FMP	Floating Multiply	461
SUMMARY: [C	$(EAQ) \times C(Y)$] normalized => C(EAQ)	
MODIFICATIONS	: All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Exp. Overflo	w If exponent above +127, then ON	
Exp. Underfl	ow If exponent below -128, then ON	
NOTE:	This multiplication is executed as follows:	

 $C(E) + C(Y)_{0-7} \Rightarrow C(E)$ $C(AQ) \times C(Y)_{8-35}$ results in a 98-bit product plus sign, the leading 71 bits plus sign of which $\Rightarrow C(AQ)$ C(EAQ) normalized $\Rightarrow C(EAQ)$

Mnemonic: Nam	ne of the Instruction:	Op Code (Octal)
UFM U	nnormalized Floating Multiply	421
SUMMARY: [C(EAQ) \times C(Y)] not normalized => C(EAQ)	
MODIFICATIONS:	All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(AQ) = 0$, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Exp. Overflow	If exponent above +127, then ON	
Exp. Underflo	w If exponent below -128, then ON	

NOTE: This multiplication is executed like the instruction FMP with the exception that the final normalization is performed only in the case of both factor mantissas being = -1.00...0.

FLOATING POINT MULTIPLICATION

Mnemonic:	Name of the Instruction:	Оp	Code (Octal)
DFMP	Double-Precision Floating Multiply		463
SUMMARY: [C(EAQ) x C(Y-pair)] normalized => C(EAQ)		
MODIFICATION	S: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(AQ) = 0$, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF		
Exp. Overfl	ow If exponent above +127, then ON		
Exp. Underf	low If exponent below -128, then ON		

NOTE:

This multiplication is executed as follows: C(E) + C(Y-pair)₀₋₇ => C(E) C(AQ) x C(Y-pair)₈₋₇₁ results in a 134-bit product plus sign, the leading 71 bits plus sign of which => C(AQ) C(EAQ) normalized => C(EAQ)

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
DUFM	Double-Precision Unnormal Floating Multiply		423
SUMMARY:	SUMMARY: [C(EAQ) x C(Y-pair)] not normalized => C(EAQ)		
MODIFICATIO	MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: (Indicators not listed are not affected)			
Zero If C(AQ) = 0, then ON; otherwise OFF			
Negative If C(AQ) ₀ = 1, then ON; otherwise OFF			
Exp. Overf	low If exponent above +127, then ON		
Exp. Under	flow If exponent below -128, then ON		

NOTE: This multiplication is executed like the instruction DFMP, with the exception that the final normalization is performed only in the case of both factor mantissas being = -1.00...0.

Mnemonic: Name of the Instruction: Op Code (Octa			
FDV Flo	ating Divide		565
SUMMARY: C(EAQ	$:: C(Y) \implies C(EA); 000 \implies C($	(Q)	
MODIFICATIONS:	All except CI, SC, SCR		
INDICATORS:	(Indicators not listed are not	affected)	
	If division takes place:	lf no division tal	kes place:
Zero	If C(A) = 0, then ON; other- wise OFF	lf divisor mantis: ON; otherwise OFF	sa = 0, then
Negative	lf C(A) _O = 1, then ON; other- wise OFF	lf dividend < 0, otherwise OFF	then ON;
Exp. Overflow	erflow If exponent above +127, then ON		
Exp. Underflow If exponent below -128, then ON			

NOTES: 1. This division is executed as follows:

The dividend mantissa C(AQ) is shifted right and the dividend exponent C(E) increased accordingly until

 $\begin{array}{c|c} C(AQ)_{0-27} < C(Y)_{8-35} ; \\ C(E) - C(Y)_{0-7} => C(E); \\ C(AQ) \div C(Y)_{8-35} => C(A); \\ 00...0 => C(Q). \end{array}$

2. If mantissa of divisor = 0, then the division itself does not take place. Instead, a Divide-Check fault trap occurs. The divisor C(Y) remains unchanged, C(AQ) contains the dividend magnitude in absolute, and the negative indicator reflects the dividend sign.

2-61

Mnemonic: N	ame of the Instruction:	Op Code (Octal)
FDI	Floating Divide Inverted	525
SUMMARY: C.	$(Y) \div C(EAQ) \Rightarrow C(EA); OOO \Rightarrow C(Q)$	
MODIFICATIONS	S: All except CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
	lf division takes place: If no divisi	on takes place:
Zero	If C(A) = O, then ON; other- If divisor m wise OFF then ON; oth	mantissa = 0, merwise OFF
Negative	If C(A) _O = O, then ON; other- If dividend wise OFF otherwise OF	< 0, then ON; FF
Exp. Overflo	flow f exponent above +127, then ON	
Exp. Underf:	low If exponent below -128, then ON	

NOTES: 1. This division is executed as follows:

The dividend mantissa $C(Y)_{8-35}$ is shifted right and the dividend exponent $C(Y)_{0-7}$ increased accordingly until $|C(Y)_{8-35}|$ $< |C(AQ)_{0-27}|$; $C(Y)_{0-7} - C(E) => C(E)$; $C(Y)_{8-35} \div C(AQ) => C(A)$; 00...0 => C(Q).

2. If mantissa of divisor = 0, then the division itself does not take place. Instead, a Divide-Check fault trap occurs; and all the registers remain unchanged.

Mnemonic:	Nam	e of the Instruction:	Ор	Code (Octal)
DFDV	Do	uble-Precision Floating Divide		567
SUMMARY: (C(EA	Q) \div C(Y-pair) => C(EAQ)		
MODIFICATION	NS:	All except DU, DL, CI, SC, SC	CR	
INDICATORS:		(Indicators not listed are not	affected)	
		lf division takes place:	lf no division tal	kes place:
Zero		lf C(AQ) = 0, then ON; other- wise OFF	lf divisor mantis: then ON; otherwise	
Negative		lf C(AQ) _O = 1, then ON; otherwise OFF	lf dividend < 0, otherwise OFF	then ON;
Exp. Overf	low	If exponent above +127, then ON		
Exp. Under	flow	ow If exponent below -128, then ON		

NOTES: 1. This division is executed as follows:

The dividend mantissa C(AQ) is shifted right and the dividend exponent C(E) increased accordingly until | $C(AQ)_{0-63}$ | <| $C(Y-pair)_{8-71}$ |; C(E) - $C(Y-pair)_{0-7} \implies C(E)$; C(AQ) $\div C(Y-pair)_{8-71} \implies C(AQ)_{0-63}$; 00...0 => $C(AQ)_{64-71}$

 If mantissa of divisor = 0, then the division itself does not take place. Instead, a Divide-Check fault trap occurs. The divisor C(Y) remains unchanged, C(AQ) contains the dividend magnitude in absolute, and the negative indicator reflects the dividend sign.

2-63

Mnemonic:	Name of the Instructio	on:	Ор	<u>Code (Octal)</u>
DFDI	Double-Precision Floa	ating Divide Inverted.		527
SUMMARY:	(Y-pair) : C(EAQ) => (C(EAQ)		
MODIFICATIC	S: All except DU, DI	_, CI, SC, SCR		
INDICATORS:	(Indicators not 1	isted are not affected)		
	If division takes	s place: If no divi	sion ta	akes place:

	If division takes place:	If no division takes place:
Zero	lf C(AQ) = 0, then ON; other- wise OFF	<pre>If divisor mantissa = 0, then ON; otherwise OFF</pre>
Negative	lf C(AQ) _O = 1, then ON; otherwise OFF	lf dividend < 0, then ON; otherwise OFF
Exp. Overflow	If exponent above +127, then	ON
Exp. Underflow	If exponent below -128, then	ON

NOTES: 1. This division is executed as follows:

The dividend mantissa $C(Y-pair)_{8-71}$ is shifted right and the dividend exponent $C(Y-pair)_{0-7}$ increased accordingly until $|C(Y-pair)_{8-71}| < |C(AQ)_{0-63}|$; $C(Y-pair)_{0-7} - C(E) => C(E)$; $C(Y-pair)_{8-71} \div C(AQ) => C(AQ)_{0-63}$; $00...0 => C(AQ)_{64-71}$

2. If mantissa of divisor = 0, then the division itself does not take place. Instead, a Divide-Check fault trap occurs; and all the registers remain unchanged.

2**-**64

FLOATING POINT NEGATE

Mnemonic:	Name of the Instruction:	Оp	Code (Octal)
FNEG	Floating Negate		513

SUMMARY: - C(AQ) normalized => C(AQ)

MODIFICATIONS: None

INDICATORS: (Indicators n	not listed ar	e not affected)

Zero	If C(AQ) = 0, then ON; otherwise OFF
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF
Exp. Overflow	If exponent above +127, then ON
Exp. Underflow	If exponent below -128, then ON

- NOTES: 1. This instruction changes the number in EAQ to its normalized negative (if $C(AQ) \neq 0$). The operation is executed by first forming the two's complement of C(AQ), and then normalizing C(EAQ).
 - 2. Even if originally C(EAQ) were normalized, an exponent overflow can still occur, namely when originally C(AQ) = -1.00...0and C(E) = +127.

FLOATING POINT NORMALIZE

Mnemonic:	Name of the Instruction: Op	Code (Octal)
FNO	Floating Normalize	573
SUMMARY:	C(EAQ) normalized => C(EAQ)	
MODIFICATIO	NS: None	
INDICATORS:	(Indicators not listed are not affected)	
Zero If C(AQ) = 0, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	
Exp. Overf	low If exponent above +127, then ON	
Exp. Underflow If exponent below -128, then ON		
Overflow	Set OFF	

- NOTES: 1. The instruction normalizes the number in EAQ. If the overflow indicator is ON, then the number in EAQ is normalized one place to the right; and then the sign bit $C(AQ)_0$ is inverted in order to reconstitute the actual sign. Furthermore, the overflow indicator is set OFF.
 - 2. This instruction can be used to correct overflows that occurred with fixed-point numbers.

_	Mnemonic:	Name of the Instruction:	0p	Code (Octal)
	FCMP	Floating Compare		515
	SUMMARY:	Algebraic comparison C [(E)(AQ ₀₋₂₇)] :: C(Y)		

MODIFICATIONS: All except CI, SC, SCR

INDIC	ATORS:	(Indicators not listed are not affected)
Zero	Negative	Relation
0	0	$C[(E)(AQ_{0-27})] > C(Y)$
1	0	$C[(E)(AQ_{0-27})] = C(Y)$
0	1	$C[(E)(AQ_{0-27})] < C(Y)$

NOTE:

This comparison is executed as follows:

Compare $C(E) :: C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents.

Then compare the mantissas and set the indicators accordingly.

Mnemonic:	Name of the Instruction: Op	Code (Octal)
FCMG	Floating Compare Magnitude	425
SUMMARY:	Algebraic comparison $C [(E)(AQ_{0-27})] :: C(Y)$	
MODIFICATI	ONS: All except CI, SC, SCR	

INDICA	TORS:	(Indicators not listed are not affected)
Zero	Negative	Relation
0	0	$C [(E)(AQ_{0-27})] > C(Y)$
1	0	$C [(E)(AQ_{0-27})] = C(Y)$
0	1	$ C[(E)(AQ_{0-27})] < C(Y) $

NOTE:

This comparison is executed as follows:

Compare $C(E) :: C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents.

Then compare the absolute value of the mantissas and set the indicators accordingly.

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
DFCMP	Double-Precision Floating Compare	517
SUMMARY:	Algebraic comparison C[(E)(AQ ₀₋₆₃)] :: C(Y-pair)	
MODIFICATIO	DNS: All except DU, DL, CI, SC, SCR	

INDIC	ATORS:	(Indicators not listed are not affected)	
Zero	Negative	Relation	
0	0	$C [(E)(AQ_{0-63})] > C(Y-pair)$	
1	0	$C [(E)(AQ_{0-63})] = C(Y-pair)$	
0	1	C [(E)(AQ _{O-63})] < C(Y-pair)	

NOTE:

This comparison is executed as follows:

Compare C(E) :: $C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents.

Then compare the mantissas and set the indicators accordingly.

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
DFCMG	Double-Precision Floating Compare Magnitude	427
SUMMARY:	Algebraic comparison C [(E)(AQ ₀₋₆₃)] :: C	C(Y-pair)

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero	Negative	Relation
0	0	$C [(E)(AQ_{0-63})] > C(Y-pair)$
1	0	$C [(E)(AQ_{0-63})] = C(Y-pair)$
0	1	C [(E)(AQ ₀₋₆₃)] < C(Y-pair)

NOTE:

This comparison is executed as follows:

Compare C(E) :: $C(Y)_{0-7}$, select the number with the lower exponent, and shift its mantissa right as many places as the difference of the exponents.

Then compare the absolute value of the mantissas and set the indicators accordingly.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
FSZN	Floating Set Zero and Negative Indicators from Me	mory 430
SUMMARY:	Test the Number C(Y)	
MODIFICATI	ONS: All except Cl, SC, SCR	
INDICATORS	(Indicators not listed are not affected)	
Zero Nepative	Relation	
0 0	Mantissa $C(Y)_{8-35} > 0$	
1 0	Mantissa $C(Y)_{8-35} = 0$	
0 1	Mantissa C(Y) ₈₋₃₅ < 0	

BOOLEAN OPERATIONS AND

Mnemonic:	Name of the Instruction: Op (<u>Code (Octal)</u>		
ANA	AND to A	375		
SUMMARY:	$C(A)_{i}$ AND $C(Y)_{i} => C(A)_{i}$ for all $i = 0, 1,, 35$			
MODIFICATIO	MODIFICATIONS: All			
INDICATORS:	INDICATORS: (Indicators not listed are not affected)			
Zero If C(A) = 0, then ON; otherwise OFF				
Negative If C(A) ₀ = 1, then ON; otherwise Off				

Mnemonic:	Name of the Instruction:	Op Code (Octal)
ANQ	AND to Q	376

SUMMARY: $C(Q)_i$ AND $C(Y)_i \Rightarrow C(Q)_i$ for all i = 0, 1, ..., 35

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Q) = 0$, then ON; otherwise OFF
Negative	If $C(Q)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction: Or	<u>Code (Octal)</u>
ANAQ	AND to AQ	377
SUMMARY:	$C(AQ)_i$ AND $C(Y-pair)_i \Rightarrow C(AQ)_i$ for all $i = 0, 1,$, 71
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affected)	
Zero If C(AQ) = 0, then ON; otherwise OFF		
Negative	If $C(AQ)_0 = 1$, then On; otherwise OFF	

BOOLEAN OPERATIONS AND

Mnemonic: Name	e of the Instruction: C	p Code (Octal)	
ANXn ANI) to Xn (n = 0, 1,, 7)	36n	
SUMMARY: C(Xn)	$_{i}$ AND C(Y) $_{i} => C(X_{n})_{i}$ for all $i = 0, 1,,$, 17	
MODIFICATIONS: All except CI, SC, SCR			
INDICATORS: (Indicators not listed are not affected)			
Zero If C(Xn) = 0, then ON; otherwise OFF			
Negative	If $C(X_n)_0 = 1$, then ON; otherwise OFF		

4

Mnemonic:	Name of the Instruction: Op (Code (Octal)
ANSA	AND to Storage A	355
SUMMARY: C	$(A)_i \text{ AND C(Y)}_i => C(Y)_i \text{ for all } i = 0, 1, \dots, 35$	
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: (Indicators not listed are not affected)		
Zero If C(Y) = 0, then ON; otherwise OFF		
Negative If $C(Y)_0 = 1$, then ON; otherwise OFF		

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
ANSQ	AND to Storage Q	356
SUMMARY:	$C(Q)_i$ AND $C(Y)_i \Rightarrow C(Y)_i$ for all $i = 0, 1, \dots$	35
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: (Indicators not listed are not affected)		
Zero	If $C(Y) = 0$, then ON; otherwise OFF	
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF	

BOOLEAN OPERATIONS AND

Mnemonic:	Name of the Instruction:	Op	Code (Octal)
ANSXn	AND to Storage Xn	$(n = 0, 1, \ldots, 7)$	34n
SUMMARY:	$C(X_n)_i$ AND $C(Y)_i \implies C(Y)_i$	for all i = 0, 1,	, 17
MODIFICATIONS: All except DU, DL, Cl, SC, SCR			
INDICATORS: (Indicators not listed are not affected)			
Zero If $C(Y)_{0-17} = 0$, then ON; otherwise OFF			
Negative	If $C(Y)_0 = 1$, then ON; o	therwise OFF	

BOOLEAN OPERATIONS OR

Mnemonic:	Name of the Instruction: 0	p_Code (Octal)
ORA	OR to A	275
	$C(A)_{i} OR C(Y)_{i} => C(A)_{i}$ for all $i = 0, 1, .$	•••, 35
MODIFICATIO		
INDICATORS:	(Indicators not listed are not affected)	1
Zero	If $C(A) = 0$, then ON; otherwise OFF	
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF	

Mnemonic:	Name of the Instruction: Op (Code (Octal)	
ORQ	OR to Q	276	
SUMMARY: $C(Q)_i$ OR $C(Y)_i => C(Q)_i$ for all $i = 0, 1,, 35$			
MODIFICATIONS: All			
INDICATORS: (Indicators not listed are not affected)			
Zero If C(Q) = 0, then ON; otherwise OFF			
Negative If $C(Q)_0 = 1$, then ON; otherwise OFF			

Mnemonic:	Name of the Instruction:	Ор Сс	de (Octal)
ORAQ	OR to AQ		277
SUMMARY:	C(AQ) _i OR C(Y-pair) _i => C(AQ) _i	for all $i = 0, 1,$,, 71
MODIFICATIO	NS: All except DU, DL, CI, SC		

INDICATORS	:
------------	---

(Indicators not listed are not affected)

Zero	If $C(AQ) = 0$, then ON; otherwise OFF
Negative	If C(AQ) _O = 1, then ON; otherwise OFF

BOOLEAN OPERATIONS OR

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
ORXn	OR to Xn	$(n = 0, 1, \ldots, 7)$	26n
SUMMARY: C	$(X_n)_i \text{ OR } C(Y)_i \implies C(X_n)_i$	for all $i = 0, 1, .$, 17
MODIFICATIONS: All except CI, SC, SCR			
INDICATORS: (Indicators not listed are not affected)			
Zero	Zero If C(Xn) = 0, then ON; otherwise OFF		
Negative	If $C(Xn)_0 = 1$, then ON;	otherwise OFF	

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
ORSA	OR to Storage A	255
SUMMARY: ($C(A)_i \text{ OR } C(Y)_i \Rightarrow C(Y)_i \text{ for all } i = 0, 1,.$	··· , 35
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: (Indicators not listed are not affected)		
Zero If C(Y) = 0, then ON; otherwise OFF		
Negative If $C(Y)_0 = 1$, then ON; otherwise OFF		

Mnemonic:	Name of the Instruction: Op	Code (Octal)
ORSQ	OR to Storage Q	256
SUMMARY:	$C(Q)_{i} \text{ OR } C(Y)_{i} \implies C(Y)_{i}$ for all $i = 0, 1,$	••••, 35
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If $C(Y) = 0$, then ON; otherwise OFF	
Negative	If C(Y) ₀ = 1, then ON; otherwise OFF	

BOOLEAN OPERATIONS OR

Mnemonic:	Name of the Instruction:	Op Code (Octal)	
ORSXn	OR to Storage Xn	$(n = 0, 1, \ldots, 7)$ 24n	
SUMMARY: ($C(X_n)_i \text{ OR } C(Y)_i \Rightarrow C(Y)_i$	for all i = 0, 1, 17	
MODIFICATION	MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are	not affected)	
Zero	If $C(Y)_{0-17} = 0$, then $O(Y)_{0-17} = 0$	N; otherwise OFF	
Negative	If $C(Y)_0 = 1$, then ON; of	otherwise OFF	

....

BOOLEAN OPERATIONS EXCLUSIVE OR

Mnemonic:	Name of the Instruction:	Op (Code (Octal)
ERA	EXCLUSIVE OR to A		675
SUMMARY:	$C(A)_i \neq C(Y)_i \implies C(A)_i$ for $i = 0, 1,, 35$		
MODIFICATIO	DNS: All		
INDICATORS	INDICATORS: (Indicators not listed are not affected)		
Zero	Zero If C(A) = 0, then ON; otherwise OFF		
Negative If $C(A)_0 = 1$, then ON; otherwise OFF			

Mnemonic:	Name of the Instruction:	Op Code (Octal)	
ERQ	EXCLUSIVE OR to Q	676	
SUMMARY:	$C(Q)_i \neq C(Y)_i \implies C(Q)_i$ for $i = 0, 1, 35$		
MODIFICATIO	MODIFICATIONS: All		
INDICATORS:	INDICATORS: (Indicators not listed are not affected)		
Zero If C(Q) = 0, then ON; otherwise OFF			
Negative If $C(Q)_0 = 1$, then ON; otherwise OFF			

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
ERAQ	EXCLUSIVE OR to AQ	677
SUMMARY: ($C(AQ)_i \neq C(Y-pair)_i \implies C(AQ)_i$ for all $i = 0, 1, \dots$,71
MODIFICATION	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Zero	If C(AQ) = 0, then ON; otherwise OFF	
Negative	If $C(AQ)_0 = 1$, then ON; otherwise OFF	

BOOLEAN OPERATIONS EXCLUSIVE OR

Mnemonic: Name of the Instruction: Op Code (Oct		Code (Octal)	
ERXn	EXCLUSIVE OR to Xn	(n = 0, 1,,17)	66n
SUMMARY:	$C(X_n)_i \not\equiv C(Y)_i \Rightarrow C(X_n)_i$	for i = 0, 1,,17	
MODIFICATIONS: All except CI, SC, SCR			
INDIC ATORS :	(Indicators not listed are	e not affected)	

Zero	If C(Xn) = 0, then ON; otherwise OFF
Negative	If $C(X_n)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Octal)
ERSA	EXCLUSIVE OR to Storage A	655
SUMMARY:	$C(A)_i \neq C(Y)_i \Rightarrow C(Y)_i$ for $i = 0$	0, 1,,35
MODIFICATIO	ONS: All except DU, DL, CI, SC, SCR	

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Y) = 0$, then ON; otherwise OFF
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF

2-79

BOOLEAN OPERATIONS EXCLUSIVE OR

Mnemonic:	Name of the Instruction:	Op Code (Octal)
ERSQ	EXCLUSIVE OR to Storage Q	656
SUMMARY:	$C(Q)_i \neq C(Y)_i => C(Y)_i$ for $i = 0, 1,,35$	
MODIFICATI	ONS: All except DU, DL, CI, SC, SCR	

INDICATORS:	(Indicators not listed are not affected)
Zero	If $C(Y) = 0$, then ON; otherwise OFF
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
ERSXn	EXCLUSIVE OR to Storage Xn	(n = 0, 1,,7)	64n
SUMMARY:	$C(X_n)_i \neq C(Y)_i \implies C(Y)_i$	for i = 0, 1,,17	
		CO COD	

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero	If $C(Y)_{0-17} = 0$, then ON; otherwise OFF	
Negative	If $C(Y)_0 = 1$, then ON; otherwise OFF	

ith A C(A) :: C(Y) cators not listed are	not affected)
	not affected)
cators not listed are	not affected)
cators not listed are	not affected)
<u>praic (Signed Fixed-Po</u> tion	<u>int) Comparison</u> Sign
) > C(Y)	$C(A)_0 = 0, C(Y)_0 = 1$
) > C(Y)	j
) = C(Y)	$C(A)_0 = C(Y)_0$
) < C(Y)	J
	$C(A)_{0} = 1, C(Y)_{0} = 0$
) = C(Y)

Zero	.Carry	<u>Logic (Unsigned Fixed-Point) Comparison</u> Relation
0	0	C(A) < C(Y)
1	1	C(A) = C(Y)
0	1	C(A) > C(Y)

Mnemonic:	Name of the Instruction: Or	<u>Code (Octal</u>)
CMPQ	Compare with Q	116

SUMMARY: Comparison C(Q) :: C(Y)

MODIFICATIONS: All

INDICATORS:	(Indicators not listed are not	ot affected)
Zero Negative Carry	Algebraic (Signed Fixed-Poin	
O Z O	Relation	Sign
0 0 0	C(Q) > C(Y)	$C(Q)_0 = 0, C(Y)_0 = 1$
0 0 1	C(Q) > C(Y)	J
1 0 1	C(Q) = C(Y)	$C(Q)_{O} = C(Y)_{O}$
0 1 0	C(Q) < C(Y)	J
0 1 1	C(Q) < C(Y)	$C(Q)_0 = 1, C(Y)_0 = 0$

Zero	Carry	Logic (Unsigned Fixed-Point) Comparison Relation
0	0	C(Q) < C(Y)
1	1	C(Q) = C(Y)
0	1	C(Q) > C(Y)

Mnemonic: Name	e of the Instruction:	Ор	Code (Octal)		
CMPAQ Cor	npare with AQ		117		
SUMMARY: Com	SUMMARY: Comparison C(AQ) :: C(Y-pair)				
MODIFICATIONS:	MODIFICATIONS: All except DU, DL, CI, SC, SCR				
INDICATORS:	INDICATORS: (Indicators not listed are not affected)				
Zero Negative Carry	<u>Algebraic (Signed Fixed-Poi</u> Relation	<u>nt) Comparison</u> Sign			
0 0 0	C(AQ) > C(Y-pair)	$C(AQ)_{0} = 0, C(Y_{-})$	pair) ₀ = 1		
0 0 1	C(AQ) > C(Y-pair)	j			
1 0 1	C(AQ) = C(Y-pair)	$(AQ)_0 = C(Y-pa)$.ir) ₀		
0 1 0	C(AQ) < C(Y-pair)	ر ا			
0 1 1	C(AQ) < C(Y-pair)	$C(AQ)_{0} = 1, C(Y_{-})$	pair) ₀ = 0		

Zero	Carry	<u>Logic (Unsigned Fixed-Point) Comparison</u> Relation
0	0	C(AQ) < C(Y-pair)
1	1	C(AQ) = C(Y-pair)
0	1	C(AQ) > C(Y-pair)

Mnemonic:	Name of the Instruction:	Op Code (Octal)			
CMPXn	Compare with Xn	(n = 0, 1,,7) 10n			
SUMMARY: C	Comparison C(Xn) :: C(Y) _{O-17}				
MODIFICATION	MODIFICATIONS: All except CI, SC, SCR				
INDICATORS:	INDICATORS: (Indicators not listed are not affected)				
Zero Negative Carry	Algebraic (Signed Fixed-Poir Relation	nt) Comparison Sign			
0 0 0	$C(X_n) > C(Y)_{0-17}$	$C(X_n)_0 = 0, C(Y)_0 = 1$			
0 0 1	$C(X_n) > C(Y)_{0-17}$	Ĵ			
101	$C(X_n) = C(Y)_{0-17}$	$C(Xn)_0 = C(Y)_0$			
0 1 0	$C(X_n) < C(Y)_{0-17}$	J			
0 1 1	C(Xn) < C(Y) _{O-17}	$C(X_n)_0 = 1, C(Y)_0 = 0$			

Zero	Carry	<u>Logic (Unsigned Fixed-Point) Comparison</u> Relation
0	0	$C(X_n) < C(Y)_{0-17}$
1	1	$C(X_n) = C(Y)_{0-17}$
0	1	$C(X_n) > C(Y)_{0-17}$

Mnemonic:	Name of the Instruction: Op	Code (Octal)	
CWL	Compare with Limits	111	
SUMMARY:	Algebraic comparison of C(Y) with the closed interval and also with the number C(Q)	[C(A); C(Q)]	
MODIFICATIONS: A11			
INDICATORS:	(Indicators not listed are not affected)		
Zero	If C(Y) is contained in the closed interval [C(A); C(Q)], i.e., either C(A) $\leq C(Y) \leq C(Q)$ or C(A) $\geq C(Y) \geq C(Q),$ then ON; otherwise OFF		

Negative Carry	Relation between C(Q) and C(Y)	Signs of C(Q) and C(Y)
0 0	C(Q) > C(Y)	$C(Q)_0 = 0, C(Y)_0 = 1$
0 1	$C(Q) \ge C(Y)$	$\int C(Q)_{O} = C(Y)_{O}$
1 0	$C(Q) \leq C(Y)$	
1 1	C(Q) < C(Y)	$C(Q)_{0}^{2} = 1, C(Y)_{0} = 0$

Mnemonic:	Name of the Instructio	n:	<u>Op Code (Octal)</u>
CMG	Compare Magnitude		405
SUMMARY:	Algebraic comparison	C(A) :: C(Y)	

MODIFICATION: All

0

1

INDICA	TORS:	(Indicators not listed are not affected)
Zero	Negative	Relation
0	0	C(A) > C(Y)
1	0	C(A) = C(Y)
0	1	C(A) < C(Y)

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
SZN	Set Zero and Negative Indicators from Memory	234
SUMMARY:	Test the number C(Y)	
MODIFICATION	V: All	
INDICATORS:	(Indicators not listed are not affected)	
i. e		
Zero Negative	Relation	
0 0	Number $C(Y) > 0$	
1 0	Number $C(Y) = 0$	

Number C(Y) < 0

Mnemonic:	Name of the Instruction:	Op Code (Octal)
СМК	Compare Masked	211
SUMMARY:	$Z_i = \overline{C(Q)_i}$ AND $[C(A)_i \neq C(Y)_i]$	for all i = 0, 1,, 35

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affect	<u>ed)</u>
INDICATORS:	(Indicators not listed are not affect	eu/

Zero	If Z = 0, then ON; otherwise OFF
Negative	If $Z_0 = 1$, then ON; otherwise OFF

- NOTES: 1. This instruction compares those corresponding bit positions of A and Y for identity that are not masked by a 1 in the corresponding bit position of Q.
 - 2. The zero indicator is set ON, if the comparison is successful for all bit positions; i.e., if for all i = 0, 1,..., 35 there is

either $C(A)_i \equiv C(Y)_i$ or $C(Q)_i = 1$ (identical) (masked)

Otherwise Zero indicator is set OFF.

3. The negative indicator is set ON if the comparison is unsuccessful for bit position 0, i.e., if

> $C(A)_0 \neq C(Y)_0$ as well as $C(Q)_0 = 0$ (nonidentical) (nonmasked)

Otherwise negative indicator is set OFF.

(Revised February 26, 1971)

COMPARISON COMPARATIVE AND

Mnemonic:	Name of the Instruction:	Op	<u>Code (Octal)</u>
CANA	Comparative AND with A		315
SUMMARY:	$Z_i = C(A)_i$ AND $C(Y)_i$	for all i = 0, 1,,3	35

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If Z = O, then ON; otherwise OFF
Negative	If $Z_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Ор	<u>Code (Octal)</u>
C ANQ	Comparative AND with Q		316
SUMMARY:	$Z_i = C(Q)_i$ AND $C(Y)_i$	for all $i = 0, 1, \dots, 3$	5

MODIFICATIONS: All

INDICATORS:	Indicators no	t listed	are	not affected)
	(Indicator 5 no	L TISTER		

Zero	If Z = 0, then ON; otherwise OFF
Negative	If Z _O = 1, then ON; otherwise OFF

COMPARISON COMPARATIVE AND

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
CANAQ	Comparative AND with AQ		317
SUMMARY:	$Z_i = C(AQ)_i$ AND $C(Y-pair)_i$	for all i = 0, 1,	,71

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS:	(Indicators not listed are not affected)
Zero	If $Z = 0$, then ON; otherwise OFF
Negative	If Z ₀ = 1, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
CANXn	Comparative AND with Xn	(n = 0, 1,,7)	30n
SUMMARY:	$Z_i = C(X_n)_i$ AND $C(Y)_i$	for all $i = 0, 1,, 17$	

MODIFICATIONS: All except CI, SC, SCR

INDICATORS:	(Indicators not listed are not affected)
Zero	If Z = O, then ON; otherwise OFF
Negative	If $Z_0 = 1$, then ON; otherwise OFF

COMPARISON COMPARATIVE NOT

Mnemonic:	Name of the Instruction:	Ор	Code (Octal)
CNAA	Comparative NOT with A		215
SUMMARY:	$Z_i = C(A)_i$ AND $\overline{C(Y)_i}$	for all $i = 0, 1$,,35

MODIFICATIONS: All

INDICATORS:	(Indicators not listed are not affected)
Zero	If Z = 0, then ON; otherwise OFF
Negative	If Z _O = 1, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Op Code (Oct	:al-)
CNAQ	Comparative NOT with Q	216	
SUMMARY:	$Z_i = C(Q)_i$ AND $\overline{C(Y)_i}$	for all i = 0,1,,35	

MODIFICATIONS: A11

INDICATORS:	(Indicators not listed are not affected)
Zero	If Z = O, then ON; otherwise OFF
Negative	If Z ₀ = 1, then ON; otherwise OFF

COMPARISON COMPARATIVE NOT

	Mnemonic:	Name of the Instruction:	Op	<u>Code (Octal</u>)
ſ	CNAAQ	Comparative NOT with AQ		217
•	SUMMARY:	$Z_i = C(AQ)_i$ AND $\overline{C(Y-pair)_i}$	for all i = 0, 1,	,71

MODIFICATIONS: All except DJ, DL, CI, SC, SCR

INDICATORS:	(Indicators	not	listed	are	not	affected)

Zero	If $Z = 0$, then ON; otherwise OFF
Negative	If Z _O = 1, then ON; otherwise OFF

Mnemonic:	Name of the Instruction:	Оp	[•] Code (Octal)
CNAXn	Comparative NOT with Xn		20n
SUMMARY: $Z_i = C(X_n)_i$ AND $\overline{C(Y)_i}$ for all $i = 0, 1,,$.,17	
MODIFICATI	ONS: All except Cl, SC, SCR		

	INDICATORS:	(Indicators not listed are not affected)
	Zero	If Z = 0, then ON; otherwise OFF
	Negative	If Z ₀ = 1, then ON; otherwise OFF

TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction: Op	Code (Octal)			
TRA	Transfer Unconditionally	710			
SUMMARY:	EA => C(ICTC), C(TBR) => C(PBR)				
MODIFICATIO	MODIFICATIONS: All except DU, DL, CI, SC, SCR				
INDICATORS	INDICATORS: None affected				
NOTES: 1.	The new effective address replaces the C(ICTC), and pointer in TBR formed during the appending process f fer address replaces C(PBR). Pointers in TBR may co following sources:	or the trans-			
	a. $C(PBR)$ when bit 29 of instruction word = 0				
	b. C(ABRm) when bit 29 of instruction word = 1				
	c. C(ABRm) when designated by an ITB modifier in the word (m is an external ABR)	indirect			
	d. C(TBR) when brought in as a result of an ITS modi indirect word	fier in the			
2.	All successful transfers depend upon normal access r and are subject to linkage faults and directed fault				

2-92

TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>		
TSBn	Transfer and Set Base n (n=0, 1,,7)	270 - 273 670-673		
SUMMARY: $C(ICTC) + 0001 \Rightarrow C(ABRn)_{0-17}; C(PBR) \Rightarrow C(ABRm)_{0-17};$ EA \Rightarrow $C(ICTC); P \Rightarrow C(PBR)$ where n and m are the designated in- ternal and the linked external ABR's respectively.				
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR			
INDICATORS:	None affected			
NOTES: 1.	If the ABR SPECIFIED BY THE TSBn instruction is $C(ABRn)_{21} = 1$; then $C(ICTC) + 0001 \Rightarrow C(ABRn)$ place. The pointer formed during the appending transfer address replaces $C(PBR)$. Pointers in T the following sources:	0-17 does not take process for the		
	a. C(PBR) when bit 29 of instruction word = 0			
	b. C(ABRm) when bit 29 of instruction word = 0			
	c. C(ABRm) when designated by an ITB modifier ir (m is an external ABR)	n the direct word		
	d. C(TBR) when brought in as a result of an ITS indirect word	modifier in the		
2.	This instruction may be executed in Master or S1 tempted in Slave mode an illegal procedure fault ed unless $C(ABRn,m)_{22} = 0$. The ABR's will be af following manner:	will be generat-		
	a. If $C(ABRn)_{22} = 1$, the fault is generated and not changed	ABRn, m are		
	<pre>b. If C(ABRn)22 = 0 and C(ABRm)22 = 1, then ABRr the fault is generated for ABRm</pre>	n is loaded, and		
3.	All successful transfers depend upon normal acce and are subject to linkage faults and directed f	ess restrictions Caults.		

TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction: Op Code (Octal)
TSXn	Transfer and Set Index Register n n (n=0, 1,,7) 70n
SUMMARY:	$C(ICTC) + 001 \Rightarrow C(X_n) EA \Rightarrow C(ICTC), C(TBR) \Rightarrow C(PBR)$
MODIFICATIONS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected
NOTES: 1.	The new effective address replaces the C(ICTC), and the new pointer in TBR formed during the appending process for the trans- fer address replaces C(PBR). Pointers in TBR may come from the following sources:
	a. $C(PBR)$ when bit 29 of instruction word = 0
	b. C(ABRm) when bit 29 of instruction word = 1 (m is an external ABR)
	c. C(ABRm) when designated by an ITB modifier in the indirect word)
	d. C(TBR) when brought in as a result of an ITS modifier in the indirect word
2.	All successful transfers depend upon normal access restrictions and are subject to linkage faults and directed faults.
TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
TSS	Transfer and Set Slave	715
SUMMARY:	EA => C(ICTC), C(TBR) => C(PBR), Reset Absolute ind	icator
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: None affected		
NOTES: 1.	The new effective address replaces the C(ICTC), an in TBR formed during the appending process for the replaces C(PBR). Pointers in TBR may come from th sources:	transfer address
	a. C(PBR) when bit 29 of instruction word = 0	
	b.C(ABRm) when bit 29 of instruction word = 1	
	c. C(ABRm) when designated by an ITB modifier in t (m is an external ABR)	he indirect word
	d. C(TBR) when brought in as a result of an ITS mo indirect word	difier in the
2.	If this instruction is attempted in Slave mode a 6 ibility fault will occur. When this instruction i Master mode, the absolute indicator is reset just fetch of the new (transferred) instruction unless is ON, or ITB or ITS indirection is specified. Th recommended that TSS not be used to get out of Abs	s executed in before the bit 29 of TSS merefore, it is
3.	All successful transfers depend upon normal access	s restrictions

3. All successful transfers depend upon normal access restrictions and are subject to linkage faults and directed faults.

TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction:	Op Code (Octal)	
RET	Return	630	
SUMMARY:	SUMMARY: $C(Y)_{0-17} \Rightarrow C(ICTC); C(Y)_{18-28} \Rightarrow C(IR); C(Y)_{29-35}$ are not used		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	(Indicators not listed are not affect	ed)	
Absolute Mode If corresponding bit in C(Y) is 1, and processor is in Procedure-Master mode, then ON; otherwise OFF.		nd processor is in rwise OFF.	
All other Indicators	lf corresponding bit in C(Y) is 1, t OFF.	hen ON; otherwise	
NOTES: 1. The contents of the location specified by Y replaces the contents of the instruction counter and indicator register. A possible change in status of the Absolute mode indicator takes place as the last part of the instruction execution. The relationship between C(Y) ₁₈₋₂₈ and the indicators is as follows: <u>Bit Position</u> <u>Indicator</u>			

<u> Bit Position</u>	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent Overflow
23	Exponent Underflow
24	Overflow Mask
25	Tally Runout
26	Parity Error
27	Parity Mask
28	Absolute Mode

2. All successful transfers depend upon normal access restrictions and are subject to linkage faults and directed faults.

2-96

TRANSFER OF CONTROL TRANSFER

Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>	
RTCD	Return Double	610	
SUMMARY: $C(Y)_{0-17} \Rightarrow C(PBR); C(Y)_{18-35}$ is ignored $C(Y+1)_{0-17} \Rightarrow C(ICTC); C(Y+1)_{18-28} \Rightarrow C(IR); C(Y)_{29-35}$ are not used			
MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS	INDICATORS: (Indicators not listed are not affected)		
Absolute Mode If corresponding bit in C(Y+1) is 1, and processor is in Procedure-Master mode, then ON; otherwise OFF.			
All other If corresponding bit in C(Y+1) is 1, then ON; otherwise			
Absolute Mode If corresponding bit in C(Y+1) is 1, and processor is in Procedure-Master mode, then ON; otherwise OFF. All other If corresponding bit in C(Y+1) is 1, then ON; otherwise			

NOTES: 1. The contents of the location specified by Y+1 replaces the contents of the instruction counter and indicator register. A possible change in status of the Absolute mode indicator takes place as the last part of the instruction execution. The relationship between $C(Y+1)_{18-28}$ and the indicators is as follows:

<u>Bit Position</u>	Indicator
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent Overflow
23	Exponent Underflow
24	Overflow Mask
25	Tally Runout
26	Parity Error
27	Parity Mask
28	Absolute Mode

2. All successful transfers depend upon normal access restrictions and are subject to linkage faults and directed faults.

Mnemonic:	Name of the Instruction:	Op Code (Octal)
TZE	Transfer on Zero	600
SUMMARY:	If zero indicator ON, then EA => $C(ICTC)$, $C(TBR)$ =	=> C(PBR)
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
NOTES: 1.	The new effective address replaces the C(ICTC), pointer in TBR formed during the appending proce fer address replaces C(PBR). Pointers in TBR ma following sources:	ess for the trans-
	a. C(PBR) when bit 29 of instruction word = 0	
	b. C(ABRm) when bit 29 of instruction word = 1 ABR)	(m is an external
	c. C(ABRm) when designated by an ITB modifier in word (m is an external ABR)	n the indirect
	d. C(TBR) when brought in as a result of an ITS indirect word	modifier in the
2.	All successful transfers depend upon normal according and are subject to linkage faults and directed to the subject of the sub	
Mnemonic:	Name of the Instruction:	<u>Op Code (Octal)</u>
TNZ	Transfer on Not Zero	601
SUMMARY:	If zero indicator OFF, then EA => C(ICTC), C(TBR) => C(PBR)
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
NOTES:	Same as for TZE instruction, above.	
Mnemonic:	Name of the Instruction:	Op Code (Octal)
ТМІ	Transfer on Minus	604
SUMMARY: If negative indicator ON, then EA => C(ICTC), C(TBR) => C(PBR)		
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
NOTES:	Same as for TZE instruction, above.	

Mnemonic:	Name of the Instruction:	Op Code (Octal)			
TPL	Transfer on Plus	605			
SUMMARY:	If negative indicator OFF, then EA => C(ICTC), C	C(TBR) => C(PBR)			
MODIFICATI	ONS: All except DU, DL, CI, SC, SCR				
INDICATORS	INDICATORS: None affected				
NOTES: 1.	The new effective address replaces the C(ICTC), pointer in TBR formed during the appending proc fer address replaces C(PBR). Pointers in TBR m following sources:	cess for the trans-			
	a.C(PBR) when bit 29 of instruction word = 0				
	b. C(ABRm) when bit 29 of instruction word = 1 ABR)	(m is an external			
	c. C(ABRm) when designated by an ITB modifier (m is an external ABR)	in the indirect word			
	d. C(TBR) when brought in as a result of an ITS indirect word	S modifier in the			
2.	All successful transfers depend upon normal acc and are subject to linkage faults and directed	cess restrictions faults.			

¢

Mnemonic:	Name of the Instruction: 0	p Code (Octal)
TRC	Transfer on Carry	603
SUMMARY: If Carry indicator ON, then EA => C(ICTC), C(TBR) => C(PBR)		
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: None affected		
NOTE: Sa	ame as for the TPL instruction on page 2-99.	

Mnemonic:	Name of the Instruction: Op (Code (Octal)
TNC	Transfer on No Carry	602
SUMMARY: If Carry indicator OFF, then EA => C(ICTC), C(TBR) => C(PBR)		
MODIFICATIONS: All except DU, DL, CI, SC, SCR		
INDICATORS: None affected		
NOTE: Sa	ume as for the TPL instruction on page 2-99.	

Mnemonic:	Name of the Instruction: Op C	ode (Octal)
τον	Transfer on Overflow	617
SUMMARY: I	f overflow indicator ON, then EA => C(ICTC), C(TBR) =>	> C(PBR)
MODIFICATION	S: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Overflow	Set OFF	
NOTES: 1.	The new effective address replaces the C(ICTC), and pointer in TBR formed during the appending process for fer address replaces C(PBR). Pointers in TBR may con following sources:	or the trans-
	a. C(PBR) when bit 29 of instruction word = 0	
	<pre>b. C(ABRm) when bit 29 of instruction word = 1 (m is ABR)</pre>	an external
	c. C(ABRm) when designated by an ITB modifier in the word (m is an external ABR)	indirect
	d. C(TBR) when brought in as a result of an ITS modi indirect word	fier in the
2.	All successful transfers depend upon normal access r and are subject to linkage faults and directed fault	
Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
TEO	Transfer on Exponent Overflow	614
SUMMARY:	lf exponent overflow indicator ON, then EA => C(ICTC); C(TBR) => C(PBR)	
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	(Indicators not listed are not affected)	
Exponent Overflow	Set OFF	
NOTES:	Same as for the TOV instruction above.	

(0,1,1)

0 1

Mnemonic:	Name of the Instruction: Op	Code (Octal)	
TEU	Transfer on Exponent Underflow	615	
SUMMARY: If exponent underflow indicator ON, then EA => C(ICTC); C(TBR) => C(PBR)			
MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS: (Indicators not listed are not affected)			
Exponent Underflow	, Set OFF		

NOTE: Same as for the TOV instruction on preceding page.

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
TTF	Transfer on Tally Runout Indicator Off	607

- SUMMARY: If Tally Runout indicator OFF, then EA => C(ICTC); C(TBR) => C(PBR)
- MODIFICATIONS: All except DU, DL, CI, SC, SCR
- INDICATORS: None affected
- NOTES: 1. The new effective address replaces the C(ICTC), and the new pointer in TBR formed during the appending process for the transfer address replaces C(PBR). Pointers in TBR may come from the following sources:
 - a. C(PBR) when bit 29 of instruction word = 0
 - b. C(ABRm) when bit 29 of instruction word = 1 (m is an external ABR)
 - c. C(ABRm) when designated by an ITB modifier in the indirect word (m is an external ABR)
 - d. C(TBR) when brought in as a result of an ITS modifier in the indirect word
 - 2. All successful transfers depend upon normal access restrictions and are subject to linkage faults and directed faults.

Mnemonic:	Name	of the Instruction:	0p	<u>Code (Octal)</u>
BCD	Bin	ary to Binary-Coded-Decimal		505
SUMMARY:	C(A) left => C	divided by C(Y) => 4-bit quotient and remainder six positions; 4-bit quotient => C(Q) ₃₂₋₃₅ and (A). Shift C(A) left three positions.	er. d re	Shift C(Q) mainder
MODIFICATIO	ONS:	All except IT categories CI, SC, SCR		
INDICATORS	:	(Indicators not listed are not affected)		
Zero If $C(A) = 0$, then ON				
Negative If before execution $C(A)_0 = 1$, then ON; otherwise OFF				e OFF
NOTES: 1	co no	is instruction carries out one step in an algorithm inversion of a number from the binary to the dec tation, which requires the repeated short divis ry number or last remainder by certain constant $C_i = 8^i \times 10^{n-1}$ (for i=1,2) with n being defined by: $10^{n-1} \leq \text{Inumberl} \leq$	cima sior ts.	al system of n of the bi-
2	to co	be values in the table that follows are the com- be used with the Binary to BCD instruction. I lumn represents the set of constants to be used be initial value of the binary number to be con-	Eacl d de	n vertical epending on

- the initial value of the binary number to be converted to its decimal equivalent. The instruction is executed once per digit, using the constant appropriate to the conversion step with each execution.
- 3. An alternate use of the table for conversion involves the use of the constants in the row corresponding to conversion step 1. If after each conversion, the contents of the accumulator are shifted right 3 positions, the constants in the conversion step 1 row may be used one at a time in order of decreasing value until the conversion is complete.
- 4. See diagram on the following page.

	BINARY TO BCD CONVERSION CONSTANTS									
Conversi	Start Rang of C(AF on	: / .	10101-1401-	1-0- 1+ 01-	1-07	1-,07	-10°2-1+201-	1-07		1.02-1.401-1.400-1.401-1.400-1
Step	1	8 ¹ x10 ⁹	8 x10 ⁸	8 x10 ⁷	8 x10 ⁶	8 x10 ⁵	8 x10 ⁴	8 x10 ³	8 x10 ²	8 x10 ¹ 8
	2	8 ² x10 ⁸	8 ² x10 ⁷	8^{2} x 10 ⁶	8 ² x10 ⁵	8^{2} x10 ⁴	$8^2 \times 10^3$	8^{2} x 10 ²	$8^{2} \times 10^{1}$	8 ²
	3	8^{3} x 10 ⁷	8 ³ x10 ⁶	8 ³ x10 ⁵	8 ³ x10 ⁴	$8^3 \times 10^3$	8^{3} x 10 ²	8^{3} x10 ¹	8 ³	J
	4	8 ⁴ ×10 ⁶	8 ⁴ x10 ⁵	8 ⁴ ×10 ⁴	$8^4 \times 10^3$	8 ⁴ x10 ²	8 ⁴ ×10 ¹	8 ⁴	J	
	5	8 ⁵ ×10 ⁵	8 ⁵ ×10 ⁴	8 ⁵ ×10 ³	8 ⁵ x10 ²	8 ⁵ x10 ¹	8 ⁵	J		
	6	8 ⁶ x10 ⁴	8 ⁶ x10 ³	8^{6} x 10 ²	8 ⁶ x10 ¹	8 ⁶				
	7	8 ⁷ x10 ³	8 ⁷ x10 ²	8^{7} x 10 ¹	8 ⁷					
	8	$8^8 \times 10^2$	$8^8 \times 10^1$	8 ⁸						
	9	8 ⁹ x10 ¹	8 ⁹							
	10	8 ¹⁰		-						
			-							
Example:	01	LDX2	O,DU	T			PLACE ZER			
	02	LDA	x			1	LOAD ACCU	MULATOR	WITH VAL	LUE TO BE CONVERTED
	03	RPT	6,1		4		REPEAT 6	-		
	04	BCD	TAB,	2			DIVIDE BY			
	05	STQ	Y			2	STORE CON	IVERTED N	UMBER II	NY
		•								
	06T	AB DEC	8000	00.6400	00, 5120	00, 4096	500, 3276	80		
	501	DEC	2621	•	,	-,	.,			

5. Because there is a limit on range, a maximum of 10 digits may be converted correctly.

SPECIAL

Mnemonic:	Name of the Instruction:	0p	<u>Code (Octal)</u>	
C AM	Clear Associative Memory		532	
SUMMARY:	D => C(AR) ₅₄ ; usage value (0000-1111) => C(AR) ₅₆ -	59 fo	r all 16 AR's	
MODIFICATION	MODIFICATIONS: None			
INDICATORS:	None affected			
NOTE:	Execution of the CAM instruction sets the empty AR to zero; that is, empty, and initializes the each AR by arbitrarily assigning a unique numbe O-15 to each register. If this instruction is mode, an illegal procedure fault will be genera	usag rin atter	e value of the range	

Mnemonic:	Name of the Instruction: 0	<u>p Code (Octal)</u>
GTB	Gray to Binary	774

SUMMARY: C(A) converted from Gray Code to binary representation => C(A)

MODIFICATIONS: None

INDICATORS: (Indicators not listed are not affect	INDICATORS:	(Indicators	not listed	are not	affecte
---	-------------	-------------	------------	---------	---------

Zero	If $C(A) = 0$, then ON; otherwise OFF
Negative	If $C(A)_0 = 1$, then ON; otherwise OFF
NOTE:	This conversion is defined by the following algorithm where R_i and S_i denote the contents of bit positions i of the A-register before and after conversion. $S_0 = R_0$ $S_i = (R_i \text{ AND } \overline{S_{i-1}}) \text{ OR } (\overline{R_i} \text{ AND } S_{i-1})$ for $i = 1, 2, \dots, 35$.

SPECIAL

Mnemonic:	Name of the Instruction:	Op Code (Octal)
CIOC	Connect I/O Channel	015

SUMMARY: C(Y) are transferred from the memory module via the memory module port that is specified by C(Y).

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

- NOTES: 1. The absolute address Y is used to access the memory location as usual. However, the memory module does not transmit the contents of this location to the processor that submitted the absolute address; it uses $C(Y)_{33-35}$ to select one of its eight ports, sends a connect pulse to the unit on this port, and then transmits C(Y). C(Y) must be a 0 modulo 8 to be independent of interlace.
 - 2. This instruction can be used in the Master mode only. If the use of this instruction is attempted by a processor that is in the Slave mode an illegal memory command fault will occur.
 - 3. A connect command is sent out the processor port selected by the 24-bit absolute address formed by this instruction.

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
DIS	Delay Until Interrupt Signal	616

SUMMARY: No operation takes place, and the processor does not continue with the next instruction but waits for a program interrupt signal.

MODIFICATIONS: None

INDICATORS None affected

- NOTES: 1. This instruction can be used in the Master mode only or a 635/645 compatibility fault will occur.
 - 2. The inhibit bit (bit 28 of the instruction word) will <u>not</u> inhibit interrupts for this instruction.

Mnemonic:	Name of the Instruction:	Ор	<u>Code (Octal)</u>
DRL	Derail		002

SUMMARY: Causes a fault which obtains and executes in the Absolute mode the two instructions stored at memory locations 4 + C and 5 + C decimal; the constant C being set up in the maintenance panel FAULT VECTOR switches.

MODIFICATIONS: All except CI, SC, SCR

INDICATORS: The DRL instruction itself does not affect any indicator. However, the execution of the two instructions from 4 + C and 5 + C may affect indicators; each one in turn will affect the absolute mode indicator as follows:

Absolute	If the instruction obtained actually results in a transfer
Mode	of control and is not the TSS instruction, then ON.
	If the instruction obtained is either the RET or RTCD in- struction with bit 29 = zero, or the TSS instruction, then OFF.

NOTES: Execution of the DRL instruction implies the following conditions:

- 1. During the execution of this DRL instruction and the two instructions obtained, the processor is in the Absolute mode, independent of the value of its Absolute indicator. The processor will stay in the Absolute mode if the Absolute indicator is ON after the execution of these three instructions.
- 2. The instruction from 4 + C must not alter the memory location 5 + C, and must not be an XED instruction.
- 3. If the instruction from 4 + C alters the contents of the instruction counter, then this transfer of control is effective immediately; and the instruction from 5 + C is not executed.
- 4. After the execution of the two instructions obtained from Y-pair, 4 + C and 5 + C, the next instruction to be executed is obtained from C(ICTC) + 1. This is the instruction stored in the memory right after this DRL instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from 4 + C and 5 + C.

SPECIAL

Mnemonic:	Name of the Instruction:	Op Code (Octal)
MME	Master Mode Entry 1	001

- SUMMARY: Causes a fault which obtains and executes in the Absolute mode the two instructions stored at the memory locations 2 + C and 3 + C decimal; the constant C is set up on the maintenance Panel FAULT VECTOR switches.
- MODIFICATIONS: All except CI, SC, SCR
- INDICATORS: The MME instruction itself does not affect any indicator. However, the execution of the two instructions from 2 + C and 3 + C may affect indicators; each one in turn will affect the Absolute mode indicator as shown.

Absolute Mode	If the instruction obtained actually results in a transfer of control and is not the TSS instruction, then ON.
	If the instruction obtained is either the RET or RTCD in- struction with bit 29 = zero, or the TSS instruction, then OFF.

NOTES: Execution of the MME instruction implies the following conditions:

- 1. During the execution of this MME instruction and the two instructions obtained, the processor is in the Absolute mode independent of the value of its Absolute mode indicator. The processor will stay in Absolute mode if the Absolute mode indicator is set ON after the execution of these three instructions.
- 2. The instruction from 2 + C must not alter the memory location 3 + C, and must not be an XED instruction.
- 3. If the instruction from 2 + C alters the contents of the instruction counter, then this transfer or control is effective immediately and the instruction from 3 + C is not executed.
- 4. After the execution of the two instructions obtained from Y-pair, 2 + C and 3 + C, the next instruction to be executed is obtained from C(ICTC)+1. This is the instruction stored in memory right after this MME instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from 2 + C and 3 + C.

Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
MME2	Master Mode Entry 2	004
SUMMARY :	Causes a fault which obtains and executes in the Abso two instructions stored at the memory locations 8 + C decimal; the constant C is set up on the maintenance VECTOR switches.	and 9 + C

MODIFICATIONS: All except CI, SC, SCR

INDICATORS: The MME2 instruction itself does not affect any indicator. However, the execution of the two instructions from 8 + C, and 9 + C may affect indicators, particularly each one in turn will affect the Absolute mode indicator as shown.

Absolute	If the instruction obtained actually results in a transfer	
Mode	of control and is not the TSS instruction, then ON.	
	If the instruction obtained is either the RET or RTCD in- struction with bit 29 = zero, or the TSS instruction, then OFF.	

NOTES: Execution of the MME2 instruction implies the following conditions:

- 1. During the execution of this MME2 instruction and the two instructions obtained, the processor is in the Absolute mode independent of the value of its Absolute mode indicator. The processor will stay in Absolute mode if the absolute mode indicator is set ON after the execution of these three instructions.
- 2. The instruction from 8 + C must not alter the memory location 9 + C, and must not be an XED instruction.
- 3. If the instruction from 8 + C alters the contents of the instruction counter, then this transfer of control is effective immediately and the instruction from 9 + C is not executed.
- 4. After the execution of the two instructions obtained from Y-pair, 8 + C and 9 + C, the next instruction to be executed is obtained from C(ICTC)+1. This is the instruction stored in memory right after this MME2 instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from 8 + C and 9 + C.

Mnemonic:	Name of the Instruction:	<u> Op Code (Octal)</u>
MME3	Master Mode Entry 3	005

SUMMARY: Causes a fault which obtains and executes in the Absolute mode the two instructions stored at memory locations 10 + C and 11 + C decmal; the constant C is set up on the maintenance panel FAULT VECTOR switches.

MODIFICATIONS: All except CI, SC, SCR

INDICATORS: The MME3 instruction itself does not affect any indicator. However, the execution of the two instructions from 10 + C and 11 + C may affect indicators; each one in turn will affect the Absolute mode indicator as shown.

Absolute Mode	If the instruction obtained actually results in a transfer of control and is not the TSS instruction, then ON.	
	If the instruction obtained is either the RET or RTCD in- struction with bit 29 = zero, or the TSS instruction, then OFF.	

NOTES: Execution of the MME3 instruction implies the following conditions:

- 1. During the execution of this MME3 instruction and the two instructions obtained, the processor is in the Absolute mode independent of the value of its Absolute mode indicator. The processor will stay in Absolute mode if the Absolute mode indicator is set ON after the execution of these three instructions.
- 2. The instruction from 10 + C must not alter the memory location 11 + C and must not be an XED instruction.
- 3. If the instruction from 10 + C alters the contents of the instruction counter, then this transfer of control is effective immediately and the instruction from 11 + C is not executed.
- 4. After the execution of the two instructions obtained from Y-pair, 10 + C and 11 + C, the next instruction to be executed is obtained from C(ICTC)+1. This is the instruction stored in memory right after this MME3 instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from 10 + C and 11 + C.

Mnemonic:	Name of the Instruction:) <mark>p Code (Octal)</mark>
MME4	Master Mode Entry 4	007
	Causes a fault which obtains and executes in the Mas two instructions stored at the memory locations 14 - decimal; the constant C is set up on the maintenance VECTOR switches.	+C and 15 + C
MODIFICATIO	NS: All Except CI, SC, SCR	
INDICATORS:	The MME4 instruction itself does not affect ar However, the execution of the two instructions and 15 + C may affect indicators, each one in fect the Absolute mode indicator as shown.	5 from 14 + C
Absolute Mode	If the instruction obtained actually results of control and is not the TSS instruction, the	
	If the instruction obtained is either the RET struction with bit 29 = zero, or the TSS inst OFF.	

NOTES: Execution of the MME4 instruction implies the following conditions:

- 1. During the execution of this MME4 instruction and the two instructions obtained, the processor is in the Absolute mode independent of the value of its Absolute mode indicator. The processor will stay in Absolute mode if the Absolute mode indicator is set ON after the execution of these three instructions.
- 2. The instruction from 14 + C must not alter the memory location 15 + C and must not be an XED instruction.
- 3. If the instruction from 14 + C alters the contents of the instruction counter, then this transfer of control is effective immediately and the instruction from 15 + C is not executed.
- 4. After the execution of the two instructions obtained from Y-pair, 14 + C and 15 + C, the next instruction to be executed is obtained from C(ICTC) + 1. This is the instruction stored in memory right after this MME4 instruction unless the contents of the instruction counter have been changed by the execution of the two instructions obtained from 14 + C and 15 + C.

SPECIAL

Mnemonic:	Name of the Instruction: Op	Code (Octal)
XEC	Execute	716
SUMMARY:	Obtain and execute the instruction stored at the memo	ry location Y
MODIFICATIO	NNS: All except DU, DL, CI, SC, SCR	
INDICATORS:	Indicators not listed are not affected	
NOTES: 1.	The XEC instruction itself does not affect any indi ever, the execution of the instruction from Y may a cators.	
2.	After the execution of the instruction obtained fro the next instruction to be executed is obtained fro the one stored in memory right after this XEC instr the contents of the instruction counter have been c execution of the instruction obtained from memory 1	m C(ICTC)+1; uction, unless hanged by the
3.	. To Execute (XEC) a Repeat Double (RPD) instruction, struction must be in an odd location.	the XEC in-

Mnemonic:	Name of the Instruction: C	p Code (Octal)
XED	Execute Double	717
	Obtain and execute the two instructions stored at th locations	ne memory Y-pair
MODIFICATION	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	Indicators not listed are not affected	
NOTES: 1.	The XED instruction itself does not affect any indever, the execution of the two instructions from 'fect indicators.	dicator. How- (-pair may af-
2.	The first instruction obtained from Y-pair MUST NG memory location from which the second instruction and <u>must not</u> be another XED instruction.)T alter the is obtained,
3.	If the first instruction obtained from Y-pair alto of the instruction counter, then this transfer of fective immediately; and the second instruction o not executed.	control is ef-
4.	After the execution of the two instructions obtain the next instruction to be executed is obtained f This is the instruction stored in memory right af struction unless the contents of the instruction been changed by the execution of the two instruct from the memory locations Y-pair.	rom C(ICTC)+1. ter this XED in- counter have
5.	To Execute Double (XED) a pair which has Repeat D the odd instruction of the pair, XED must be loca address.	
6.	lf RPD is specified anywhere within a sequence of <u>inal</u> and <u>all subsequent</u> XED's in the sequence mus locations.	XED's, the <u>orig</u> - t be in odd

2**–**113

Mnemonic:	Name of the Instruction:	Op (Code (Octal)
RMCM Read Memory Controller Mask Register			233
	C(Memory Controller Interrupt Mask Register) C(Memory Controller Access Mask Register) of Memory Unit Specified	=> C(AQ)
MODIFICATIONS: All except DU, DL, CI, SC, SCR			
INDICATORS:	(Indicators not listed are not affected)		
Zero	If $C(AQ) = 0$, then ON; otherwise OFF		
Negative	If C(AQ) _O = 1, then ON; otherwise OFF		

NOTES: 1. The absolute address Y generated for this instruction is used in selecting a processor port as with a normal memory access request. However, the selected module does not transmit the contents of an addressed memory location, but the contents of its Memory Controller Interrupt Mask Register and Memory Controller Access Mask Register.





- 2. When selecting a memory module; memory size, instruction word address field, PBR, TBR, internal and external ABR's, and memory interlace (if the final address is not 0 mod 8) must be considered.
- 3. This instruction can be used in the Master mode only. If the use of this instruction is attempted by a processor that is in the Slave mode a 635/645 compatibility fault will occur.
- 4. The memory command actually sent out the processor port is RMSK.

SPECIAL

Mnemonic:	Name	of the	Instruction:	<u> Op Code (Octal)</u>
SMCM	Set	Memory	Controller Mask Register	553
SUMMARY:	C(AQ)	=>	C(Memory Controller Interrupt Mask Re C(Memory Controller Access Mask Regis of Memory Unit specified	egister) Hter)
MODIFICATIO	ONS:	All exe	cept DU, DL, CI, SC, SCR	
IND ICATORS	:	None a	ffected	

NOTES: 1. The absolute address Y generated for this instruction is used in selecting a processor port as with a normal memory access request. However, the selected module does not store the data received in a memory location but in its Memory Controller Interrupt Mask Register.



Combined AQ-register

- 2. When selecting a memory module; memory size, instruction word address field, PBR, TBR, internal and external ABR's, and memory interlace (if the final address is not 0 mod 8) must be considered.
- 3. This instruction can be used in the Master mode only. If the use of this instruction is attempted by a processor that is in the Slave mode a 635/645 compatibility fault will occur.
- 4. The command actually sent out the processor port is SMSK.

Mnemonic:	Name of the Instruction:	Op C	ode (Octal)
SMIC	Set Memory Controller Interrupt Cells		451
	C(A) is used to set selected Interrupt Cells ON in troller of the memory unit selected by Y_{0-2}	the	System Con -
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR		
INDICATORS:	None affected		
NOTES: 1.	The absolute address Y generated for this instru selecting a processor port as with a normal memo However, the selected module does not store the a memory location, but uses it to set selected ON.	ry ac data	cess request. received in
	For i = 0, 1,, 15 AND C(A) ₃₅ = 0: if C(A) _i = 1, then set Interrupt Cell (i) ON	
	For i = 0, 1,,15 AND C(A) ₃₅ = 1: if C(A) _i = 1, then set Interrupt Cell (1	6+i)	ON.
2.	When selecting a memory module; memory size, ins dress field, PBR, TBR, internal and external ABF terlace (if the final address is not 0 modulo 8) ed.	}'s ar	nd memory in-
3.	This instruction can be used in the Master mode compatibility fault will occur.	only	or a 635/645

4. The command actually sent out the processor port is SXC.

SPECIAL

Mnemonic:	Name of the Instruction:	Op C	ode (Octal)
RPT	Repeat		520

SUMMARY: Execute the next instruction a specified number of times or until a specified Terminate condition is met.

MODIFICATIONS: None

INDICATORS:

Tally	If termination because of Tally = 0, then ON
Runout	If because Terminate condition is met, then OFF
All other indicators	The RPT instruction itself does not affect any of the other indicators. However, the execution of the repeated instruction may af- fect indicators.

NOTES:

1. This RPT instruction has the following format:

07	8	9 10) 11	17	18	26	27	28	29	30	35
Tally		C		Term.Cond.	Op Code		0	1	0	Delta	

- 2. If C = 1, then bits 0-17 of the RPT instruction => X0. If C = 0, then X0 contains whatever was left from the previous instruction.
- 3. In any case, the Terminate condition and Tally from XO will control the repetition loop for the instruction following this RPT instruction; initial Tally = 0 will be interpreted as 256.

4. The repetition loop consists of the following steps:

- a. Execute the repeated instruction,
- b. $C(X_0)_{0-7} -1 => C(X_0)_{0-7}$
- c. If Termination condition met then terminate,
- d. If $C(XO)_{0-7} = 0$, then set Tally Runout indicator ON and terminate;
- e. Go to 4a.
- 5. All instructions can be used as repeated instructions except the following:
 - a. All control instructions
 - b. All special instruction operations except BCD
 - c. All general base instructions--LBRm, EABm, ADBm, SBRm, LDBR,

(Continued)

SPEC 1 AL

(<u>RPT Instruction</u>, <u>Continued</u>)

CAM, EAPm, LDCF, RTCD, STCD, STPm, ZAM, TSBm, SCU, RCU, LDB

6. Address modification for the repeated instruction:

For the repeated instruction, only the modifiers R and RI are permitted, and only the designators specifying X1,...,X7. The effective address EA (in the case of R) or the address EA of the indirect word to be referenced (in the case of RI) will be:

a. For the first execution of the repeated instruction:

 $Y + C(R) \implies EA, EA \implies C(R)$

b. For any successive execution:

 $C(R) + Delta \Rightarrow EA, EA \Rightarrow C(R)$

In the case of RI, only one indirect reference will be made per repeated execution. The tag portion of the indirect word will not be interpreted as usual but will be ignored; and instead the modifier R and the designator R = N will be applied.

7. The Terminate conditions:

The possible terminate conditions are the same for all three repeat instructions -- RPT, RPD, RPL, except that RPL can terminate on a link address = 0.

The bit configuration in bit positions 11-17 of the RPT instruction defines the terminate conditions for which the repetition loop will be terminated immediately. If more than one condition is specified, the repeat will terminate if any of the specified conditions are met.

- Bit 17 = 0: any overflow is completely ignored, that is, neither the respective overflow indicator is set ON, nor an overflow trap occurs.
 - = 1: any overflow terminates the repetition loop, and it
 is treated as usual; that is, the respective overflow indicator is set ON, and if the Overflow Mask indicator is
 OFF, then an overflow fault occurs.
- Bit 16 = 1: if Carry indicator is OFF, then terminate the repetition loop.
- Bit 15 = 1: if Carry indicator is ON, then terminate the repetition loop.
- Bit 14 = 1: if negative indicator is OFF, then terminate the repetition loop.
- Bit 13 = 1: if negative indicator is ON, then terminate the repetition loop.
- Bit 12 = 1: if zero indicator is OFF, then terminate the repetition loop.

(Continued)

2-118

(<u>RPT Instruction, Continued</u>)

Bit 11 = 1: if zero indicator is ON, then terminate the repetition loop.

A "O" in both bit positions for one indicator will cause this indicator to be ignored as a terminate condition; a "1" in both bit positions will cause a termination after the first execution of the repeated instruction.

8. At the time of termination:

X00-7 will contain the Tally Residue; that is, the number of repeats remaining until a Tally Runout would have occurred.

If the RPT instruction is interrupted before termination, the Tally Runout indicator will be OFF.

The Xn specified by the designator of the repeated instruction will contain the effective address of the next operand or indirect word that would have been secured (this is because of the overlap between an execution of the repeated instruction and the address modification for the next execution of the repeated instruction).

Mnemonic:	Name of the Instruction:	Op Code (Octal)
RPD	Repeat Double	560

Execute the pair of instructions from the next location Y-pair a SUMMARY: specified number of times or until a specified terminate condition is met.

MODIFICATIONS: None

INDICATORS:

Tally	If termination of Tally = 0, then ON
Runout	If terminate condition is met, then OFF
All other indicators	The RPD instruction itself does not affect any of the other indicators. However, the execution of the repeated instructions may af- fect indicators.

- NOTES: 1. The RPD instruction must be stored in an odd memory location except when accessed via the XEC instruction in which case the RPD instruction can be either even or odd.
 - 2. This RPD instruction has the following format:

0	789101	1 17	18	26	27	28	29	30	35
Tally	A B C	Term.Cond.	Op Code		0	1	0	Delta	

- If C = 1, then bits 0-17 of the RPD instruction => X0. If C = 0, 3. then XO contains whatever was left from the previous instruction.
- The terminate condition and Tally from XO will control the repe-4. tition loop for the instruction following this RPD instruction; initial Tally = 0 will be interpreted as 256.
- 5. The repetition cycle consists of the following steps:
 - a. Execute the pair of repeated instructions

 - b. $C(XO)_{0-7}-1 \Rightarrow C(XO)_{0-7}$ c. If termination condition met after termination of odd instruction then terminate.
 - d. If $C(XO)_{0-7} = 0$, then set Tally Runout indicator ON and terminate.
 - e. Go to 5a.

(Continued)

(<u>RPD Instruction, Continued</u>)

- 6. Note that if an overflow fault occurs on the even instruction, this precludes execution of the odd instruction.
- 7. All instructions can be used as repeated instructions except the following:
 - a. All control instructions.
 - b. All special operations instructions except BCD.
 - c. All general base instructions--LBRm, EABm, ADBm, SBRm, LDBR, SDBR, CAM, EAPm, LDCF, RTCD, STCD, STPm, ZAM, TSBm, SCU, RCU, LDB, STB, SAM.
- 8. Address Modification for the pair of repeated instructions:

For each of the two repeated instructions, only the modifiers R and RI are permitted, and only the designators specifying $X1, \ldots, X7$.

The effective address EA (in the case of R) or the address EA of the indirect word to be referenced (in the case of RI) will be:

a. For the first execution of each of the two repeated instructions

$$Y + C(R) \implies EA, EA \implies C(R)$$

b. For any successive execution of

The first of the two repeated instructions

if A=1, then C(R) + Delta => EA, EA => C(R) or if A=1, then C(R) => EA

The second of the two repeated instructions

if B=1, then $C(R) + Delta \Rightarrow EA$, $EA \Rightarrow C(R)$ or if B=0, then $C(R) \Rightarrow EA$

(A and B are the contents of bit positions 8 and 9 of the RPD instruction)

In the case of RI, only one indirect reference will be made per repeated execution. The tag portion of the indirect word will not be interpreted as usual, but will be ignored; and instead the modifier R and the designator R=N will be applied.

9. The terminate conditions:

The possible terminate conditions are the same for all three repeat instructions - RPT, RPD, RPL except that RPL may be terminated on a link address = 0.

The bit configuration in bit positions 11-17 of the RPD instruction defines the terminate conditions for which the repetition loop will be terminated upon completion of the odd instruction. If more than one condition is specified, the repeat will terminate if any of the specified conditions are met.

(Continued)

(<u>RPD Instruction, Continued</u>)

- Bit 17 = 0: any overflow is completely ignored; that is, neither the respective overflow indicator is set ON, nor an overflow fault occurs.
 - = 1: any overflow terminates the repetition loop, and it is treated as usual; that is, the respective overflow indicator is set ON, and if the overflow mask is OFF, then also an overflow fault occurs on the even instruction, the odd instruction is not executed.
- Bit 16 = 1: if Carry indicator is OFF, then terminate the repetition loop.
- Bit 15 = 1: if Carry indicator is ON, then terminate the repetition loop.
- Bit 14 = 1: if negative indicator is OFF, then terminate the repetition loop.
- Bit 13 = 1: if negative indicator is ON, then terminate the repetition loop.
- Bit 12 = 1: if zero indicator is OFF, then terminate the repetition loop.
- Bit 11 = 1: if zero indicator is ON, then terminate the repetition loop.

10. At the time of termination:

X00-7 will contain the Tally Residue, that is, the number of repeats remaining until a Tally Runout would have occurred.

If the RPD instruction is interrupted before termination, the Tally Runout indicator will be OFF in any case.

The Xn specified by the designator of each two repeated instructions will contain the effective address of the next operand or indirect word that would have been secured.

	Mnemonic:	Name of the Instruction: Op	<u>Code (Octal)</u>
ſ	RPL	Repeat Link	500
Ľ	SUMMARY:	Execute the next instruction a specified number of t specified terminate condition is met or a link addres	

found.

MODIFICATIONS: None

INDICATORS:

Tally Runout	<pre>If termination because of Tally = 0 or link address = 0, then ON. If because terminate condition is met, then OFF.</pre>
All other indicators	The RPL instruction itself does not affect any of the other indicators. However, the execution of the repeated instruction may af- fect indicators.

NOTES: 1. This RPL instruction has the following format:

0	7	8	9	10	11	17	18		26	27	28	29	30	<u> </u>
Tall	у			С	Ter	m.Cond.	0p.	Code		0	1	0		

- 2. If C = 1, then bits 0-17 of the RPL instruction => X0. If C = 0, the XO contains whatever was left from the previous instruction.
- 3. The terminate condition and Tally XO will control the repetition loop for the instruction following this RPL instruction; initial Tally = 0 will be interpreted as 256.
- 4. The repetition loop consists of the following steps:
 - a. Execute the repeated instruction
 - b. $C(X0)_{0-7} -1 => C(X0)_{0-7}$
 - c. If termination condition met then set Tally Runout indicator OFF and terminate
 - d. If the Tally $C(Xn)_{0-17} = 0$ or the link address $C(Y)_{0-17} = 0$, then set Tally Runout indicator ON and terminate

If first address is zero, termination will result upon completion of the first operation.

e. Go to 4a.

5. All instructions can be used as repeated instructions except the

(Continued)

(<u>RPL Instruction, Continued</u>)

following:

- a. Instructions that could alter the Link Address $C(Y)_{0-17}$
- b. EAA, EAQ, EAX, NEG, NEGL
- c. All special operations instructions
- d. All shift instructions
- e. All control instructions
- f. All general base instructions--LBRn, EABn, ADBn, SBRn, LDBR, SDBR, CAM, EAPn, LDCF, RTCD, STCD, STPn, ZAM, TSBn, SCU, RCU, LDB, STB, SAM.
- 6. Address modification for the repeated instruction:

For the repeated instruction, only the modifier R is permitted, and only the designators specifying $R = X1, \ldots X7$.

The effective address EA will be

a. For the first execution of the repeated instruction

 $Y + C(R) = EA; Y \text{ of word fetches} \Rightarrow C(R)$

b. For any successive execution of the repeated instruction

 $C(R) \implies EA; Y of word fetches \implies C(R)$

The effective address EA is the address of the next list word.

The upper half of the list word contains the Link Address, that is, the address of the next successive list word, and thus the effective address for the next successive execution of the repeated instruction.

The lower half of this list word contains the operand to be used for this execution of the repeated instruction:

 $C(Y)_{18-35}$

For double-precision instructions that are being repeated, the operand is

$$C(Y)_{0-17} = 00...0, C(Y)_{18-35}, C(Y+1)_{0-35}$$

18 times

7. The terminate conditions:

The possible terminate conditions are the same for all three repeat instructions - RPT, RPD, RPL except that RPL can terminate on a Link Address = 0.

The bit configuration in bit positions 11-17 of the RPL instruction defines the terminate conditions for which the repetition loop will be terminated immediately. If more than one condition is specified, the repeat will terminate if any of the specified conditions are met.

Bit 17 = 0: any overflow is completely ignored; that is, neither the respective overflow indicator is set ON,

(Continued)

(RPL Instruction, Continued)

nor an overflow trap occurs;

- Bit 17 = 1: any overflow terminates the repetition loop, and it is treated as usual; that is, the respective overflow indicator is set ON, and if the Overflow Mask indicator is OFF, then also an overflow fault trap occurs.
- Bit 16 = 1: if Carry indicator is OFF, then terminate the repetition loop.
- Bit 15 = 1: if Carry indicator is OFF, then terminate the repetition loop.
- Bit 14 = 1: if negative indicator is OFF, then terminate the repetition loop.
- Bit 13 = 1: if negative indicator is ON, then terminate the repetition loop.
- Bit 12 = 1: if zero indicator is OFF, then terminate the repetition loop.
- Bit 11 = 1: if zero indicator is ON, then terminate the repetition loop.

8. At the time of termination:

XO_{0...7} will contain the Tally residue, that is, the number of repeats remaining until a Tally runout would have occurred. If the RPL instruction is interrupted before termination, the Tally Runout indicator will be OFF in any case.

The Xn specified by the designator of this repeated instruction will contain the address of the list word that contains

In its upper half: the address of the next list word

In its lower half: the operand used in the last execution of the repeated instruction, for single-precision instructions. For double-precision instructions, this half word and the next full word are the operand last used.

(This is because there is no overlap between an execution of the repeated instruction and the address modification for the next execution of the repeated instruction.)

Mnemonic:	Name of the Instruction:	Op Code (Octal)
RSW	Read Switches	231

SUMMARY: $C(Data Switches on maintenance panel) => C(A)_{0-35}$

MODIFICATIONS: All types except DU, DL, CI, SC, SCR are allowed but none affect the operation of RSW.

INDICATORS:	(Indicators not listed are not affected)
Zero	if $C(A) = 0$, then ON; otherwise OFF
Negative	if $C(A)_0 = 1$, then ON; otherwise OFF

Mnemonic:	Name of the Instruction: Op	Code (Octal)
NOP	No Operation	011

SUMMARY: No operation takes place

MODIFICATIONS: Generally the modification N, DU or DL should be used.*

INDICATORS: None affected

NOTE: No operation takes place but address modification may take place. If modification other than DU or DL is used, the effective address will be used in a memory access request which could lead to memory faults. The use of IT modification categories ID, DI, IDC, DIC causes the respective changes in the address and tally.

^{*} This reminder that address formation will be performed should also serve as a warning.

Mnemonic:	Name of the Instruction: 0	<u>p Code (Octal)</u>
LACL	Load Alarm Clock	453
SUMMARY:	C(AQ) ₂₀₋₆₅ => C(Alarm Clock) ₅₁₋₆	
MODIFICATIO	NS: All except DU, DL, CI, SC, SCR	
INDICATORS:	None affected	
NOTES: 1.	The absolute address generated by this instruction selecting a processor port as with a normal memory but execution requires only an address for port sel this instruction involves a non-core memory command RMCM, and SMIC instructions.	access request ection since
2.	When selecting a memory module; memory size, instru dress field, PBR, TBR, internal and external ABR's, interlace (if the final address is not 0 modulo 8) sidered.	and memory
3.	This instruction may be executed in Master mode onl procedure fault is generated.	y or an illegal
4.	The command actually sent out the processor port is	SAC.
5.	Refer to figure.	
Combined AQ Register		
	ACR6	
6.	Note that, in contrast to normal system terminology the most significant bit is bit 0), in the terminol with the alarm clock bit 51 is the most significant	ogy used

(Revised March 19, 1971)

د, و

SPECIAL

Mnemonic:	Name of the Instruction: Or	o Code (Octal)
RCCL	Read Calendar Clock	633 [.]
SUMMARY:	00 => C(AQ) ₀₋₁₉ ; C(Calendar Clock) ₅₁₋₀ => C(AQ) ₂₀₋₁	71
MODIFICATI	ONS: All except DU, DL, CI, SC, SCR	
INDICATORS	: None affected	
NOTES: 1	• The absolute address generated for this instruction selecting a processor port as with a normal memory but execution requires only an address for port se this instruction involves a non-core memory comman RMCM, SMCM and SMIC instructions.	access request lection, since
2	When selecting a memory module; memory size, instr dress field, PBR, TBR, internal and external ABR's interlace (if the final address is not 0 modulo 8) sidered.	, and memory
3	3. The command actually sent out the processor port i	s RCC.
	4. Refer to figure.	
Combined AQ Register	0 <u>19 20</u> 71	
	51O CCR	

5. Note that, in contrast to normal system terminology (in which the most significant bit is bit 0), in the terminology used with the calendar clock bit 51 is the most significant bit.

(Revised March 19, 1971)

Mnemonic: Name of the Instruction:		θp Code (Octal)		
LAM	Load Associative Memory	257		
SUMMARY:	C(Y,,Y+31) => C(AM)			
MODIFICATIO	DNS: All except DU, DL, CI, SC, SCR	· · · ·		
INDICATORS	None affected			
NOTES: 1	The contents of even-odd word pairs are tive memory as follows:	loaded into the associa-		
	(Y, Y+1) ₀₋₅₃ => AR (Usage = 0)			
	(Y+2, Y+3) ₀₋₅₃ => AR (Usage = 1)			
	(Y+30,Y+31) ₀₋₅₃ => AR (Usage = 15)			
0	17 18 19 26 27 35 0	17 18 35		
Address Mod 64		Not Loaded		
	Base Bit (1-SDW; 0-PTW)			
	Even	Odd		
2. Unless the associative memory is first cleared with a CAM, the registers will be loaded in the order of the usage counts. If it is first cleared with a CAM instructions, the registers will be loaded "A" first on through "S".				
3	. Bit 54 through 59, while not loaded, wil state as follows:	l be set to a specific		

Bit 54 set to 1 Bit 55 set to 0 Bit 56-59 remain the same as they were before the LAM instruction was executed.

4. This instruction may be executed in Master mode only or an illegal procedure fault will occur.

.

Mnemonic:	Name of the Instruction:	Ор	<u>Code (Octal)</u>	
SAM	Store Associative Memory	,	557	
SUMMARY:	C(AR) ₀₋₁₅ => C(Y,,Y+31) where Y must be 0 modulo 3) 32 .		
MODIFICATIONS: All except DU, DL, CI, SC, SCR				
INDICATORS: None affected				
NOTE: The contents of the associative memory (16 words) are stored in sequence as even-odd word pairs in double-word stores. The in- itial value is assigned by the hardware (that is, associative memory register 0 stored in first word pairassociative memory register 15 stored in 16th word pair). If this instruction is at- tempted in Slave mode an illegal procedure fault will be generat- ed. The format of the word pair stored follows:				
Address Mod 64/1024	17.18.19.26.27 35 Size Descriptor base bit "1"-SDW; "0"-PTW)	0 17 1819 20 23 24 Pointer Usage Adjust Empty/Full	35 Zeros Usage	
	Y(even)	Y+1		
Mnemonic:	Name of the Instruction:		<u>Code (Octal)</u>	

ZAM Store Associative Memory Zero 157

SUMMARY: $C(AR) \Rightarrow C(Y,Y+1)$ where $C(AR)_{56-59} = 0$ and Y is an even location.

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: None affected

NOTE: This instruction stores the C(AR) that has a current zero usage value into an even-odd word pair. The format is the same as that of the SAM instruction. If this instruction is attempted in Slave mode an illegal procedure fault is generated.
SPEC I AL

Mnemonic	:: T		<u>Op Code (Octal)</u>		
SCU		Store Control Unit	657		
SUMMARY: $C(TBR) \Rightarrow C(Y)_{0-17}$, Appending Unit Status $\Rightarrow C(Y)_{18-35}$ Computed Address $\Rightarrow C(Y+1)_{0-17}$, Control Unit Status $\Rightarrow C(Y+1)_{18-35}$ $C(PBR) \Rightarrow C(Y+2)_{0-17}$, Fault Data $\Rightarrow C(Y+2)_{18-35}$ $C(ICTC) \Rightarrow C(Y+3)_{0-17}$, $C(IR) \Rightarrow C(Y+3)_{18-28}$ Control Unit Status $\Rightarrow C(Y+3)_{30-35}$; Even Instruction $\Rightarrow C(Y+4)_{0-35}$ Odd Instruction $\Rightarrow C(Y+5)_{0-35}$					
MODIFIC	AT I ON	S: All except DU, DL, CI, SC, SCR, F1, F2, F3			
INDICATO	DRS:	None Affected			
the takin rary buff ing an XE		Detection of a fault or external interrupt condition the taking of a snapshot of the CU status, stori rary buffer registers, aborting the current sequ- ing an XED instruction pointing to an entry in a corresponding to the particular fault or interru	ng it in tempo- ence, and forc- vector table		
snapsho faults expecte		The SCU instruction is used specifically to stor snapshot of the Control Unit immediately following faults where eventual return to an exact point is expected. Therefore, SCU must be used as the event an Execute Interrupt- or Fault Vector-pair.	ng interrupts or n the sequence i		
	3.	If an attempt is made to issue SCU as a part of sequence, rather than in a vector following a "s results described will not be obtained.			
	4.	The first double word is stored directly from the ter and contains whatever the last STORE+READ-AL left there. The second double word stores the F The third double word stores the instruction but it may contain the next pair of instructions in any pair of instructions.	TER-REWRITE cyc1 PBR, ICTC and IR. Yfer registers ar		
	5.	If external interrupts are honored during addres cycles for SCU, the current "snapshot" will be o fore, it is required that bit 28 of SCU be set t	lestroyed. There		

- 6. SCU is a privileged instruction to be executed in Master mode only or an illegal procedure fault will occur.
- 7. The effective address of an SCU instruction must be 0 modulo 8.

SPECIAL

(SCU Instruction, Continued)

- The execution of the SCU instruction involves the following 8. actions:
 - a. $C(TBR) \Rightarrow C(Y)_{0-17}$ The contents of the temporary base register, whose snapshot now resides in the data out register (bits 0-17), stored in the upper half of Y.
 - b. Appending Unit Status => $C(Y)_{18-35}$ The appending unit status, whose snapshot now resides in the data out register (bits 18-35), is stored in the lower half of Y as follows:

Bit <u>Position</u>	Name	Definition
18–21 22–25 26 27 28	OSTR ₀₋₃ ESTR ₀₋₃ ITS ITB	Odd Segment Tag Register and Use Flag Even Segment Tag Register and Use Flag ITS Tag ITB Tag Zero (Not Used)
	PEO ITR DS PTW SDW PTW	Parity Error, Operand Indirect Tally Not Equal to Tally Runout Indicator Zero (Not Used) Zero (Not Used) Descriptor Segment PTW Fetch Segment Descriptor Word Fetch Page Table Word Fetch

c. Computed Address => $C(Y+1)_{0-17}$ The address, generated during the address preparation cycle, and whose snapshot is in the data out register (bits 36-53), is stored in the upper half of Y+1.

This may be the address of an operand, indirect word, or an instruction. Applicable registers (index, external base) are included.

(<u>SCU Instruction, Continued</u>)

d. Control unit status => C(Y+1)₁₈₋₃₅
The control unit status whose snapshot now resides in the
data out register (bits 54-71), is stored in the lower half of Y+1 as follows:

Bit <u>Position</u>	Name	Definition
18	PI	Instruction Fetch (1) Address Modifica- tions (0)
19	PN	Indirect Address-Forced (no address modification)
20		Not Used
21	XDE	Execute Double Even
22	XDO	Execute Double Odd
23	IC	Even (0) or Odd (1) Instruction
24	MASF	Temporary Absolute Mode
25	EA	Operand (1) Indirect Fetch (0)
26	M/S	Master (1) Slave (0)
27	PA	Initial Address Preparation
28	PZ	Indirect Address Preparation (IR+RI)
29	PT	Indirect Address Preparation (IT)
30-35	CT0-5	Control Tag

e. C(PBR) => C(Y+2)_{0-17} The procedure base register is stored in the upper half of Y+2.

f. Fault Data => $C(Y+2)_{18-35}$

Information on the fault is stored in the lower half of Y+2 as follows:

Bit <u>Position</u>	Name
18–20	Processor Number (000-111)
21	lllegal Procedure type 1
22	lllegal Procedure type 2
23	lllegal Procedure type 3 [See Chapter 7
24	lllegal Procedure type 4 on Faults]
25	lllegal Procedure type 5
26–30	Fault Code (00000-1111)
31–35	Zero (Not Used)

g. $C(ICTC) => C(Y+3)_{0-17}$

The instruction counter is stored in the upper half or Y+3.

In the case of an interrupt during an operand, or an indirect word address preparation, the ICTC specifies the location of the active instruction. In the case of an interrupt prior to an instruction fetch, the ICTC specifies the address of the last successfully executed instruction.

It should be noted that in the case of a fault on an XEC'ed or XED'ed instruction, the ICTC points to the location of the original XEC or XED instruction, rather than the location of the faulting instruction.

h. $C(IR) \implies C(Y+3)_{18-28}, 0 \implies C(Y+3)_{29}$

The contents of the indicator register will be stored in Y+3 as follows:

Bit Position	Indicators
18	Zero
19	Negative
20	Carry
21	Overflow
22	Exponent Overflow
23	Exponent Underflow
24	Overflow Mask
25	Tally Runout
26	Parity Error
27	Parity Mask
28	Absolute Mode

The $C(Y+3)_{25}$ will contain the state of the Tally Runout indicator <u>prior</u> to address modification of the instruction (for tally operations).

i. Control unit status => $C(Y+3)_{30-33}$, 00 => $C(Y+3)_{34,35}$ Control unit status will be stored in Y+3 as follows:

<u>Bit Position</u>	Definition
30	Initial Repeated Instruc-
	tion
31	Repeat
32	Repeat Link
33	Repeat Double

j. EVEN Instruction => $C(Y+4)_{0-35}$

k. ODD Instruction => $C(Y+5)_{0-35}$

The active pair of instructions is stored in Y+4 and Y+5.

SPEC I AL

(<u>SCU Instruction, Continued</u>)

- 9. If the interrupt occurred prior to an instruction fetch (PI cycle), then these instructions have already been executed. If the interrupt occurred during address preparation for an indirect word or an operand, then if IC = 0 the faulting instruction is the even one, or if IC = 1 the faulting instruction is the odd.
- 10. The address field of the faulting instruction, $C(Y+4)_{0-17}$, contains the address field of the instructions, or the last indirect word, or the last indirect word minus one or delta. The tag field of the faulting instruction, $C(Y+4 \text{ or } 5)_{0-35}$, contains the tag of the original instruction or the last indirect word.

Mnemonic:	Name of the Instruction:	Op	Code (Octal)		
RCU	Restore Control Unit		613		
SUMMARY:	C(Y+1) ₁₈₋₃₅ => Control Uni C(Y+2) ₀₋₁₇ => C(PBR)	7+3) ₁₈₋₂₈ => C(IR), C(Y+3) ₃₀			
MODIFICATI		DL, Cl, SC, SCR, F1, F2, ed by the hardware but defe	eat the pur-		
INDICATORS	INDICATORS: The RCU instruction of itself does not affect the indicators; however, the contents of Y+3 bits 0-28 will be placed in the indicator register.				
NOTES: 1.		be used in Master mode. procedure fault will occur.	-		
2.	actions: a. C(Y) ₀₋₁₇ => C(TBR) The contents of the up the temporary base reg b. C(Y) ₁₈₋₃₅ => Appending	y Unit Status wer half of Y will affect ·	contents of		
	<u>Bit Position</u> 18-21 22-25 26 27 28-29 30 31-35	<u>Action</u> Replaces the contents of (Replaces the contents of (If "1" set ITS Flag, if "(ITS Flag If "1" set ITB Flag, if "(Flag No effect If "1" set ITR, if "0", re Runout. No effect	ESTR D", reset D", reset ITB		

SPEC I AL

(<u>RCU Instruction, Continued</u>)

c. $C(Y+1)_{18-35} \Rightarrow$ Control Unit Status The contents of the lower half of Y+1 will affect the control unit registers and flags as follows:

<u>Bit Position</u>	Action
18	lf "1" set PI, if "0" reset PI
19	lf "1" set PN, if "0" reset PN
20	No effect
21	lf "1" set XDE, if "0" reset XDE
22	lf "1" set XDO, if "0" reset XDO
23	If "1" set IC, if "0" reset IC
24	If "1" set MASF, if "0" reset MASF
25	lf "1" set EA, if "0" reset EA
26	If "1" set MS, if "0" reset MS
27	lf "1" set PA, if "0" reset PA
28	lf "1" set PZ, if "O" reset PZ
29	If "1" set PT, if "O" reset PT
30	Replaces the contents of CT ₀₋₅

d. $C(Y+2)_{0-17} => C(PBR)$

The contents of the upper half of Y+2 replaces the contents of the procedure base register.

e. $C(Y+3)_{0-17} \Rightarrow C(ICTC)$ The contents of the upper half of Y+3 replaces the contents of the instruction counter.

f. $C(Y+3)_{18-28} => C(IR)$

The contents of bits 18-28 of Y+3 affect the indicator register as follows:

<u>Bit Position</u>	Action
18 19	lf "1" set Zero, if "0" reset Zero lf "1" set Negative, lf "0" reset
	Negative
20	lf "1" set Carry, if "0" reset Carry
21	If "1" set Overflow, if "0" reset
	Overflow
22	If "1" set Exponent Overflow, if "0"
	reset Exponent Overflow
23	If "1" set Exponent Underflow, if "0"
	reset Exponent Underflow
24	If "1" set Overflow Mask, if "O" reset
	Overflow Mask
25	If "1" set Tally Runout, if "0" reset
	Tally Runout
26	If "1" set Parity Error, if "0" reset
	Parity Error
27	lf "1" set Parity Mask, If "0" reset
	Parity Mask
28	lf "1" set Absolute Mode, if "0" reset Absolute Mode

(<u>RCU Instruction, Continued</u>)

g. C(Y+3)₃₀₋₃₅ => Control Unit Status The contents of Y+3, bits 30-35 affect the Control Unit Status as follows:

<u>Bit Position</u>	Action
30	If "1" set RF, if "0" reset RF
31	If "1" set FT, if "0" reset FT
32	If "1" set FL, if "0" reset FL
33	If "1" set FD, if "0" reset FD
34	No effect
35	No effect

h. $C(Y+4)_{0-35} =>$ Even Instruction The contents of Y+4 replaces the contents of the Even Instruction.

i. $C(Y+5)_{0-35} \Rightarrow Odd$ Instruction The contents of Y+5 replaces the contents of the Odd Instruction.

CHAPTER 3 DATA REPRESENTATION

INFORMATION REPRESENTATION

The 645 processor is organized to deal with 36-bit groupings of information. In addition, 6-bit, 9-bit, and 18-bit groups plus 72-bit double precision groups can be manipulated via the instruction set. These bit groupings are used by the hardware and software to represent a variety of forms of information. All notation used throughout the processor is in binary. The way information is represented for instruction, indirect, appending and associative memory words is included in these paragraphs.

POSITION NUMBERING

The numbering of bit positions, character positions, words, etc., increases in the direction of conventional reading and writing: from the most- to the leastsignificant digit of a number, and from left to right in conventional alphanumeric text.

Graphical presentations in this manual show registers and data with position numbers increasing from left to right.

NUMBER SYSTEM

With the binary system of notation used throughout the processor, many of the instructions (mainly additions, subtractions, and comparisons) can be used in two ways: either operands and results are regarded as signed binary numbers in the two's complement form (the "arithmetic" case), or they are regarded as unsigned positive binary numbers (the "logic" case). Hardware actions within the processor are the same in either case; interpretation of the data by the programmer is the only difference. The zero and negative indicators facilitate the general interpretation of the results in the arithmetic case; the zero and carry indicators in the logic case. The overflow indicator reflects the occurrence of overflow for instructions involving the "arithmetic" and "logic" cases, i.e., logical add, logical subtract, arithmetic add and arithmetic subtract. The instruction set contains_"add logic" instructions which particularly facilitate arithmetic of the logic type with half-word, single-word, and double-word precision.

Subtractions are carried out internally by adding the two's complement of the

subtrahend. (Note that when the subtrahend is zero the algorithm for forming the two's complement is still carried out. Thus, each bit of the subtrahend is complemented and a "1" is added into the least-significant bit position of the parallel adder, yielding zeros). It is a characteristic feature of the two's complement representation that a "no borrow" condition in the case of true subtraction corresponds to a "carry" condition in the case of the two's complement and vice versa.

A statement on the assumed location of the binary point has significance only for multiplications and divisions. These two operations are implemented for integer arithmetic as well as for fractional arithmetic with numbers in two's complement form. "Integer" means that the position of the binary point may be assumed to the right of the least-significant bit position (that is, to the right of bit position 35 or 71, depending on the precision of the respective number) and "fractional" means that the position of the binary point may be assumed to the left of the most-significant bit position (that is, between the bit positions 0 and 1).

PROCESSOR MACHINE WORD

The machine word consists of 36 bits arranged as shown in the following figure.



Numbering of bit positions and character positions within the machine word increases from left to right. In a single word the bit positions are numbered from 0 to 35; if two machine words make a double word, positions are numbered from 0 to 71, where 0 is the leftmost bit and 71 the rightmost bit.

Data transfers between processor and memory are word oriented; 36 bits are transferred at a time for single-precision data and two successive 36-bit words are transferred for double-precision data. Parity on words transferred to, or

read from the memory module are handled completely within that module. The processor is notified only if a parity error exists. The memory module adds a parity bit to each 36-bit word before storing it. When words are requested from memory, the memory verifies the parity bit read from the memory and removes it from the word transferred prior to sending each word to the processor.

The processor has features for transferring and processing pairs of words. In transferring a pair of words to or from memory, a pair of memory locations is accessed; these addresses are an even and the next-higher odd number as shown in the following figure:



In addressing such a pair of memory locations in an instruction that is intended for handling pairs of machine words, either of the two addresses may be used as the absolute address (Y) except as noted under the instruction descriptions. Thus, if Y is even, the pair of locations (Y, Y+1) is accessed. If Y is odd, the pair of locations (Y-1, Y) is accessed. The term "Y-pair" is used for each such pair of addresses.

REPRESENTATION OF DATA

Data is represented in two forms: alphanumeric or numeric. Both forms may be handled by the hardware as indicated by the instruction repertoire.

Alphanumeric Data

Alphanumeric data are represented by 6-bit or 9-bit characters. A machine word contains either six of four characters as shown on the next page:



9**-**bit

Numeric Data

Numeric data is represented in two forms; binary fixed-point, or binary floatingpoint. Decimal data is handled by software.

Binary Fixed-point Numbers

The instruction set comprises instructions for binary fixed-point arithmetic with half-word, single-word, and double-word precision as shown in the following figure.



<u>0</u>	35 36	71
Even Address		Odd Address

Instructions can be divided into two groups according to the way in which the operand is interpreted: the "logic" group and the "algebraic" group.

For the "logic" group, operands and results are regarded as unsigned, positive binary numbers. In the case of addition and subtraction, the occurrence of any overflow is reflected by the carry out of the most-significant (leftmost) bit position.

- Addition If the carry out of the leftmost bit position equals 0, then the result is below the range.
- Subtraction If the carry out of the leftmost bit position equals 0, then the result is below the range.

In the case of comparisons, the Zero and Carry indicators show the relation.

For the "algebraic" group, operands and results are regarded as signed, binary numbers, the leftmost bit being used as a sign bit, (a O being plus and 1 minus). When the sign is positive all the bits represent the absolute value of the number; and when the sign is negative, the bits represent the two's complement of the absolute value of the number.

In the case of addition and subtraction the occurrence of an overflow is reflected by the carries into and out of the leftmost bit position (the sign position). If the carry into the leftmost bit position does not equal the carry out of that position, then overflow has occurred. If the overflow has been detected and if the sign bit equals 0, the resultant is below range; if with overflow, the sign bit equals 1, the resultant is above range.

An explicit statement about the assumed location of the binary point is necessary only for multiplication and division. When performing addition, subtraction, and comparison it is sufficient to assume that the binary points are "lined up". In the 645 processor, multiplication and division are implemented in two forms for two's complement numbers: integer and fractional.

1. In integer arithmetic, the location of the binary point is assumed to the right of the least-significant bit position, that is, depending on the precision, to the right of bit position 35 or 71. The general representation of a fixed-point integer is then:

 $-a_n^{2^n} + a_{n-1}^{2^{n-1}} + a_{n-2}^{2^{n-2}} + \dots + a_1^{2^1} + a_0^{2^0}$ binary point

where an is the sign bit.

2. In fractional arithmetic, the location of the binary point is assumed to the left of the most-significant bit position, that is, to the left of bit position 1. The general representation of a fixed-point fraction is then:

$$= a_0 2^0 + a_1 2^{-1} + a_2 2^{-2} + \dots + a_{n-1} 2^{-(n-1)} + a_n^{2-n}$$

binary point

The number ranges for the various cases of interpretation, precision, and arithmetic are listed in the table below.

		Precision		
Interpretation	Arithmetic	Half-Word S (Xn, Y ₀₋₁₇)	Single-Word (A,Q,Y)	Double-Word (AQ,Y-pair)
Algebraic	Integral	-2 ¹⁷ ≤N≤(2 ¹⁷ -1)	-2 ³⁵ ≤N≤(2 ³⁵ -1)	-2 ⁷¹ ≤N <u>≺</u> (2 ⁷¹ -1)
	Fractional	-1≤N≤(1-2 ⁻¹⁷)	-1 <u>≤N</u> ≤(1-2 ⁻³⁵)	-1 <u>≤</u> N <u>≤</u> (1-2 ⁻⁷¹)
Logic	Integral	0 <u>≤</u> N <u>≤</u> (2 ¹⁸ -1)	0 <u>≤</u> N <u>≤</u> (2 ³⁶ −1)	0 <u>≤</u> N <u>≤(2⁷²−1)</u>
	Fractional	0 <u>≤</u> N≤(1-2 ⁻¹⁸)	0 <u>≤</u> N <u>≤</u> (1-2-36)	0 <u>≤</u> N <u>≤</u> (1–2 ^{−72})

Banges of Fixed-Point Numbers

Binary Floating-point Numbers

The instruction set contains instructions for binary floating-point arithmetic with numbers of single-word and double-word precision. The upper 8 bits represent the integral exponent E in two's complement form, and the lower 28 or 64 bits represent the fractional mantissa M in two's complement form. The notation for a floating-point number Z is:

$$Z = M \cdot 2^E$$



COMPARISON RELATIONS

In the case of comparisons, the Zero and Negative and Carry indicators show the relative results of the comparison.

	ALGEBRAIC (SIGNED FIXED-POINT COMPARISON)				
I NI	CATOR	RELATION	SIGNS		
ZERO	NEGATI VE CARRY		C(R), C(Y)		
0	0 0	C(R) > C(Y)	+ _		
0	0 1	C(R) > C(Y)	+ -		
1	[,] 0 1	C(R) = C(Y)	+ + +		
0	1 0	C(R) < C(Y)	+ +		
0	1 1	C(R) < C(Y)	_ +		

LOGIC (UNSIGNED) FIXED POINT				
INDICATORS		RELATION		
ZERO	CARRY			
0 1 0	0 1 1	$\begin{array}{rcl} C(R) &< & C(Y) \\ C(R) &= & C(Y) \\ C(R) &> & C(Y) \end{array}$		

FLOATING POINT COMPARE			
INDIC	ATORS	RELATION	
ZERO	NEGATI VE		
0 1 0	0 ^{- 1000} 0 1	C(R) > C(Y) C(R) = C(Y) C(R) < C(Y)	

Alignment and Representation

Before doing floating-point additions or subtractions, the processor aligns the number which has the smaller positive exponent. To maintain accuracy, the lowest permissible exponent of -128 together with the mantissa equal to 0000 ...0 shall be defined as the machine representation of the number zero (which has no unique floating-point representation). Whenever a floating-point operation yields a result whose untruncated mantissa is equal to zero (71 bits plus sign because of extended precision), the exponent is automatically set to -128. The general representation of the exponent for single and double precision is:

 $-e_7 2^7 + e_6 2^6 + \dots + e_1 2^1 + e_0 2^0$ where e_7 is the sign.

The general representations of single- and double-precision mantissas are: Single Precision: $-m_02^0 + m_12^{-1} + m_22^{-2} + \dots + m_{26}2^{-26} + m_{27}2^{-27}$ Double Precision: $-m_02^0 + m_12^{-1} + m_22^{-2} + \dots + m_{62}2^{-62} + m_{63}2^{-63}$ where m_0 is the sign in both cases.

Normalized Floating-point Numbers

For normalized floating-point numbers, the binary point is placed at the mostsignificant bit of the mantissa (to the right of the sign bit). Numbers are normalized by shifting the mantissa (and correspondingly adjusting the exponent) until no leading zeros are present in the mantissa for positive numbers, or until no leading ones are present for the negative numbers. Zeros fill in the vacated bit positions. With the exception of the number zero (represented as $0 \ge 2^{-128}$), all normalized floating-point numbers will contain a binary 1 in the mostsignificant bit position for positive numbers. Some examples are:

Unnormalized positive number	(0 S	0001101)x2 ⁷
Same number normalized	(0 S	1101000)x2 ⁴
Unnormalized negative number	(1 S	11010111)x2 - 4
Same number normalized	(1 S	01011100)x2 ⁻⁶

Number Ranges

The number ranges resulting from the various cases of precision normalization, and sign are listed in the table below:

3	Sign	Single Precision	Double Precision
Normalized	Positive	2 ⁻¹²⁹ ≤N≤(1-2 ⁻²⁷)2 ⁻¹²⁷	2 ⁻¹²⁹ ≤N≤(1-2 ⁻⁶³)2 ¹²⁷
	Negative	-(1+2 ⁻²⁶)2 ⁻¹²⁹ ≥N≥-2 ¹²⁷	-(1+2 ⁻⁶²)2 ⁻¹²⁹ ≥N≥-2 ¹²⁷
Unnormalized	Positive	2 ⁻¹⁵⁵ ≤N≤(1-2 ⁻²⁷)2 ¹²⁷	2 ⁻¹⁹¹ ≤N≤(1-2 ⁻⁶³)2 ¹²⁷
	Negative	_2-155 <u>≥N≥</u> _2127	_2 ⁻¹⁹¹ ≥N≥-2 ¹²⁷

Number Ranges in the 645

Note: The floating-point number zero is not included in the table.

CHAPTER 4 PROGRAM ACCESSIBLE REGISTERS

There are a number of processor registers. Some are explicitly referenced by particular instructions.* Others are implicitly referenced during the course of execution of instructions. Still others are used in both ways. These registers are listed in the table below. See Chapter 2 for a discussion of each instruction to determine the way in which registers are used.

Name	Mnemonic	Bit Length	Quantity
Accumulator Register Quotient Register Exponent Register Accumulator Quotient Register** Exponent Accumulator Quotient Register Address Base Registers Descriptor Base Register Instruction Counter Index Register Procedure Base Register Timer Register Indicator Register Associative Memory Register	A Q E AQ EAQ ABRn DBR IC or ICTC Xn PBR TR IR IR IR AR7	36 36 72 72 *** 24 29 18 18 18 24 18 24 18 60	1 1 1 1 8 1 1 8 1 1 1 1 1 1 1 1 1 1

Processor Registers

- * There are two external registers which are also explicitly referenced by particular instructions. These two registers are part of the Calendar Clock and are called the Calendar Clock Register and the Alarm Clock register. The Calendar Clock register provides the calendar time upon request and the Alarm Clock register provides program interrupts at predetermined times. The Calendar Clock is a 52-bit register which increments each 1.0 microsecond. The Alarm Clock is a 0 mod 128 register which initiates a program interrupt when the calendar time becomes equal to or greater than the time stored in the Alarm Clock register.
- ** The AQ and EAQ registers are not separate registers. They are a logical combination of the A and Q registers; and the E, A, and Q registers.
- *** The exponent register is used instead of the least significant 8 bits of the AQ register.

(Revised March 19, 1971)

ACCUMULATOR (A), QUOTIENT (Q), AND ACCUMULATOR-QUOTIENT (AQ) REGISTERS

Formats:



Function:

In floating-point operations, the AQ register serves as a mantissa register for single- and double-precision.

In fixed-point double-precision operations, the AQ serves as an operand register.

In fixed-point single-precision operations, the A register and Q register are independent of each other and serve as accumulator and quotient registers. Each register holds an operand. The description of each instruction explains how these registers are used.

In address modification, each half of the A register and each half of the Q register holds an index value. The halves of the registers are designated as follows:

 $A_0 = 17$ A upper (AU) $A_{18} = 35$ A lower (AL) $Q_0 = 17$ Q upper (QU) $Q_{18} = 35$ Q lower (QL)

EXPONENT (E) AND EXPONENT ACCUMULATOR QUOTIENT (EAQ) REGISTERS



Function:

The E register supplements the AQ register in floating-point operations, serving as exponent register for the floating-point number.

Bit position 0 indicates whether the sign of the exponent is plus (0) or minus (1).

Bit positions 1-7 contain a number (from 0 to 127) representing the exponent of a floating-point number residing in the AQ register.

Bit positions 8-71 of the EAQ (0 to 63 of the AQ) hold the mantissa. When the floating-point number is loaded from Y-pair locations, the last eight bit positions (72-79) of the EAQ register are reset to zero.

When the floating-point number is placed in store, only bit positions 0-71 of the EAQ register are transferred. However, 72 bits of mantissa precision are maintained internal to the processor before storing.

ADDRESS BASE REGISTERS (ABR, to ABR,)

Format:

0	17	18	23
Segment Number or Offset		Co	ntrol

Function:

An address base register contains the segment number or offset of a particular segment and the control information required during the address appending process. The registers are used for operand fetches, indirect word fetches, and for transfers. ABR's can be used either singly or in pairs. An internal ABR contains an offset relative to the base of a segment and is "linked" by its control field to another ABR containing a segment number, whose control field indicates that it is an external ABR. When the internal ABR is addressed by an instruction the CPU directs the operation called for to the segment defined by the "linked" external register at the location specified by the sum of the internal register's offset field and the instrution address field. If the external ABR is addressed directly, the operation is directed to the segment defined in the register at the location specified by the instruction address field. Use of the ABR's is described in greater detail in Chapter 6.

Segment Number	-A segment number is an 18-bit number used to specify a segment.
Offset	-An offset is an 18-bit number used to specify a location relative to the beginning of a segment.
Control	-Bits 18-20 designate the second ABR of a pair when the ABR is internal. The bits are not used when the ABR is external.
	Bit 21 designates internal and external ABR's:
	0 = an internal ABR 1 = an external ABR
	Bit 22 designates whether the ABR can be changed in Slave mode: 0 = can be changed 1 = cannot be changed
	Bit 23 is unassigned

DESCRIPTOR BASE REGISTER (DBR)

Format:



Function:

The descriptor base register contains the absolute address of the descriptor segment and the control information required during the address appending process.

Address	- bits 0-17 hold the high-order 18 bits of the 24-bit absolute address of the descriptor segment (or the descriptor segment page table if the descriptor segment is paged). The address is 0 modulo(64).
Size	- bits 19 to 26 contain a value that indicates the number of 64- or 1024-word pages or blocks in the descriptor segment.
Page Size	<pre>- bit 27 indicates whether the descriptor segment contains 64-word or 1024-word pages: 0 = 1024 words 1 = 64 words</pre>
Paged/Nonpaged	<pre>- bit 28 indicates whether the descriptor segment is paged or not:</pre>

PROCEDURE BASE REGISTER (PBR)

Format:



Function:

The procedure base register contains the segment number of the procedure segment currently in execution when the processor is not in Absolute mode.

INSTRUCTION COUNTER (IC or ICTC)

Format:

17 Offset

Function:

The instruction counter contains the offset relative to the beginning of the segment containing the instruction being processed by the control unit whenever the processor is in Append mode. When in Absolute mode, the IC or ICTC contains the absolute address of the instruction being executed by the control unit. When used in address modification the IC or ICTC contains an index value.

(Note that IC is used here as equivalent to ICTC, which is used in Appendix D.)

TIMER REGISTER (TR)

Format:



Function:

The timer register provides a program interrupt at the end of a variable item; the maximum total elapsed time is four minutes.

The contents of the timer register is decremented by one either upon each memory access or every 15.625 microseconds; the setting, under control of a manual switch, controls which way this register is decremented.

In Slave mode, a timer runout fault occurs when the count reaches zero. When the processor is in Master mode, no fault occurs and the counter starts decrementing from a maximum count after zero is reached. When the processor is returned to Slave mode after zero has been reached in Master mode, the timer runout fault occurs.

INDEX REGISTERS (X to X7)

Format:



Function:

When used for address modification, these registers contain index values. In fixed-point operations, the index registers may be used as operand registers.

INDICATOR REGISTER (IR)

Format:

0 17 Indicators

Function:

The indicator register contains all program accessible processor indicators which show the processor's states.

Each indicator occupies a specific bit position, where 1 = indicator ON and 0 = indicator OFF.

These indicators are set by the processor, either as the primary result of execution of instructions that set indicators, or as the secondary result of instructions that produce other results.

<u>Bit</u>	Indicator	Action
0	Zero	Set ON when contents of a processor register (A, Q,
·		AQ, X _n , IR, TR), or an adder involved in arithmetic operation or a comparison is set to all O's.
1	Negative	Set ON when contents of bit position 0 of a pro- cessor register (A, Q, AQ, Xn), or an adder after an arithmetic operation or comparison is set to 1.
2	Carry	Set ON when a carry is generated out of bit posi- tion O as a result of a left shift, addition, subtraction or comparison.
3	Overflow	Set ON when overflow occurs after execution of an arithmetic instruction other than logical add, logical subtract, compare, or add to base n instruction.

INDICATOR REGISTER (IR) Continued

4 Exponent Set ON if there is overflow from the exponent Overflow register (exponent > +127) resulting from floatingpoint arithmetic operation. Indicator remains ON until turned OFF by an LDI, RET, RTCD, RCU, or TEO. Exponent

Set ON when there is underflow from the exponent register (exponent < -128) from a floating-point arithmetic operation. Indicator remains ON until turned OFF by one of the following: LDI, RET, RTCD, RCU, or TEU.

6 Overflow Mask Set ON to prevent occurrence of an overflow fault when there is an overflow, exponent overflow, or exponent underflow (bit 3, 4, or 5 ON). When the overflow mask is cleared to 0 (unmasked), no fault is generated from previously set overflow or underflow indicators. The status of the overflow mask indicator does not affect the setting, testing, or storing of the overflow or underflow indicators. The overflow mask indicator is turned ON or OFF by the following: LDI, RCU, RET, or RTCD.

> Indicator shows whether a repeat instruction terminated because a specified termination condition was met or whether a tally count reached 0. The indicator is set ON by:

- 1. A repeat RPT or repeat double RPD instruction terminating because a tally count reached 0.
- A repeat link RPL instruction terminating 2. when a 0 link address or a zero tally is encountered.

4-9

7 Tally Runout

5

Underflow

INDICATOR REGISTER (IR) (Continued)

3.	A tally count reaching O in an indirect
	and tally address modification (DI, DIC,
	ID, IDC, AD, SD, SC, SCR). The indicator
	is not affected by an indirect-to-segment,
	indirect-to-base, or fault modification.

The indicator is set OFF when a specified termination condition is met in a RPT, RPD, or RPL instruction.

- 8 Parity Error Set ON when a parity error is detected during access of one or both memory locations of a Y-pair. Indicator is turned OFF by: LDI, RET, RTCD, or RCU.
- 9 Parity Mask Set ON to prevent occurrence of a parity error fault trap (bit 8 ON). The indicator is turned ON or OFF by: LDI, RCU, RET, or RTCD. When the parity mask indicator is cleared to 0 (unmasked), no fault is generated from previously set parity error indicators. The status of the parity mask indicator does not affect the setting, testing, or storing of the parity error indicator.
- 10 Absolute Mode Set ON when the processor is in Absolute (Direct) mode of addressing and in Master mode of execution. The indicator is set to 0 (OFF) when the processor is in Append mode of addressing and either Master or Slave mode of execution.

11-17 Unused.

ASSOCIATIVE MEMORY REGISTERS (AR)

Format: (for each register)



Function:

The 16 associative memory registers constitute high-speed storage for recently referenced segment or page locations. Use of the associative memory registers precludes the need to access regular memory during repeated accesses to the same segment or page. Contents of the associative memory register differ--either the segment descriptor word (SDW) or the page table word (PTW).

SDW IN REGISTER	BITS	PTW IN REGISTER
High order 18 bits of absolute address of segment or its page table if paged	0–17	High order 18 bits of abso- lute address of page
Bit 18 = 1	18	Bit 18 = 0
Number of blocks in unpaged seg- ment or number of pages in paged segment (taken from size field of SDW). Maximum = 256.	19–26	Page number; the increment added to the origin (bits 0- 17) to locate the PTW. Maxi- mum = 256.
Control bits (from SDW)	27-35	Control bits (from SDW and control field of PTW)
0 = 1024; 1 = 64 word block or page	27	0 = 1024; 1 = 64 word page

ASSOCIATIVE MEMORY REGISTERS (AR) (Continued)

SDW IN REGISTER	BITS	
0 = paged; 1 = unpaged	28	0 = PTW in associative store
not used	29	0 = page written into; 1 = page not written.
Bit positions of the PTW and cor- responding positions of the asso- ciated segment descriptor word are combined in positions 30-35 to re- flect the most restrictive access and class control bits.	30-35	Same as SDW.
0 = not written in Slave; 1 = can be written in Slave	30	
O = access in Master; 1 = access in Master or in Slave mode	31	
Not used	32	
An alternate use of bits 30-32 is as one of the codes for a directed fault (see Faults).	30-32	Same as SDW.
Class bits:	33 - 35	
000 - directed fault in 30-32 001 - data segment 010 - procedure - Slave 011 - procedure - execute only 100 = procedure - Master	J	
Segment number of the segment	36 - 53	Same as SDW.
0 = contents no longer valid (a CAM places a O in this bit position) 1 = contents still valid (full)	54	Same as SDW.
0 = usage count current; 1 = usage count needs adjustment	55	Same as SDW.
Usage count; see below.	56-59	Usage count; see below.

The usage count is a number from 0 to 15, showing relative use of each register. When a new word is brought into associative memory, it is given a usage count of 15 and it replaces the word that has count 0. Hardware decrements by

ASSOCIATIVE MEMORY REGISTERS (AR) (Continued)

1 the count in the other 15 registers. Each time a word already in an associative memory register is referenced, its usage count increases to 15 and all bypassed registers are decremented by 1. In this way, the most recently referenced associative memory word has the largest usage count and all words below it are in order depending upon use.

-

4

``

INTRODUCTION

The 645 processor generates an effective address (EA) for the instruction which it is executing, the operand it is dealing with, or the indirect word it is fetching. The various means of effective address formation are explained in Chapter 6.

An effective address consists of a segment number and an offset within that segment. (A segment may be defined as an array of words, each of which is directly addressable by the processor). The processor uses the EA to compute an absolute memory address. The computation of this absolute memory address can be done in one of two ways, depending on whether the processor is in Absolute or Append mode. The processor then uses the computed absolute memory address to access the information required to perform the particular operation requested.

SEGMENTATION

Any address in the 645 consists of a pair of integers (<u>segno,offset</u>). The range of <u>segno</u> and <u>offset</u> is 0 to 2^{18} -1. <u>segno</u> is called the segment number; <u>offset</u>, the offset within the segment. Word(<u>segno,offset</u>) is accessed through a hardware register which is the <u>segno</u>'th word in a table called a descriptor segment. The address of the descriptor segment is recorded in a processor register called a descriptor segment base register (DBR). Each word of a descriptor segment is called a segment descriptor word (SDW).

The following is a simplified description of the appending process for the case in which segments are not paged.

The DBR contains the following values:

- 1. the absolute memory address of the descriptor segment
- 2. the length of the descriptor segment

The detailed format of the DBR is described in Chapter 4.

The SDW for a given segment segno contains the following values:

- 1. the absolute memory address of segment segno
- the length of the segment <u>segno</u>
- class bits which indicate the type of a segment, or which indicate a directed fault.

The detailed format of an SDW is given in Appendix E.

The algorithm used by the processor for referencing word(<u>segno,offset</u>) is as follows:

- 1. If the length of the descriptor segment is less than <u>segno</u>, generate an illegal procedure fault.
- 2. Access SDW(<u>segno</u>) at the absolute address of the descriptor segment plus <u>segno</u>.
- 3. If the class bits indicate a directed fault, generate a directed fault (used by the software to signify a "missing segment").
- 4. If the length of segment <u>segno</u> is less than <u>offset</u> generate an illegal procedure fault.
- 5. If the class bits of segment <u>segno</u> are incompatible with the reference, generate a fault.
- 6. Reference the word at the absolute address of the segment <u>segno</u> plus <u>offset</u>.

The following figure depicts information used to reference word(<u>segno,offset</u>) in segment <u>segno</u>.



Hardware Segmentation in the 645

PAGING

A bit in an SDW indicates whether the corresponding segment is paged or not paged. Another bit in the SDW indicates whether the page size is 64 or 1024 words. Analogous bits in the DBR serve the same purpose for the descriptor segment.

An element of a paged segment is the y^{th} word of the x^{th} page of the segment, where x and y are defined as:

- y <u>offset</u> modulo(<u>page size</u>)
- $\underline{x} \quad (\underline{offset} \underline{y}) / \underline{page size}$

Since <u>page size</u> is either 1024(2^{10}) or 64(2^{6}), the processor can compute <u>x</u> and <u>y</u> from the 18-bit binary representation by merely dividing <u>offset</u> into two parts. The right-hand part, which consists of 10 (for 1024 word pages) or 6 (for 64 word pages) least significant bits of <u>offset</u>, represents the binary value of <u>y</u>. The left-hand part, which consists of the 8 (for 1024 word pages) or 12 (for 64 word pages) most significant bits of <u>offset</u>, represents the binary value of <u>x</u>. The following figure illustrates the division of <u>offset</u>.



Hardware Interpretation of the Word Number

The page table of a segment is an array of physically contiguous words in core memory. Each element of this array is called a page table word (PTW).

A given page table word contains the following items:

- 1. the absolute memory address of a page
- 2. class bits which indicate the type of segment to which the page belongs, or indicate a directed fault.

The detailed format of a PTW is given in Appendix E.

With paging, the address field in the DBR contains the absolute address of the page table of the descriptor segment; the address field in the SDW contains the absolute address of the page table of a segment.

The full algorithm used by the processor to access word(<u>segno,offset</u>) is as follows: (Referring to the figure following this algorithm will be helpful.)

- 1. If the length of the descriptor segment is less than <u>segno</u>, generate an illegal procedure fault.
- 2. Split <u>segno</u> into <u>segno</u> and <u>segno</u> such that: <u>segno</u> = <u>segno</u> modulo(<u>page size</u>) and <u>segno</u> = (<u>segno</u> - <u>segno</u>)/<u>page size</u>. (This corresponds to the division of an offset into fields <u>x</u> and <u>y</u> described above.)
- 3. Access $PTW(\underline{segno}_{x})$ at the absolute address of the descriptor segment page table plus <u>segno</u>.
- If the class bits of PTW(<u>segno</u>) indicate a directed fault, generate a directed fault (used by the software to signify a "missing page" of a descriptor segment).
- Access SDW(<u>segno</u>) at the absolute address defined by the absolute address in PTW(<u>segno</u>) plus <u>segno</u>.
- If the class bits of SDW (segno) indicate a directed fault, generate a directed fault (used by the software to signify a "missing segment").
- If the length of segment <u>segno</u> is less than <u>offset</u>, generate an illegal procedure fault.
- 8. Split <u>offset</u> into <u>offset</u> and <u>offset</u> such that: <u>offset</u> = <u>offset</u> modulo(<u>page size</u>) and <u>offset</u> = (<u>offset</u> - <u>offset</u>)/<u>page size</u>.
- Access PTW(<u>offset</u>) at the absolute address of the page table for segment <u>segno</u> plus <u>offset</u>.
- 10. If the class bits of $PTW(offset_x)$ indicate a directed fault, generate a directed fault (used by the software to signify a "missing page").
- 11. Combine the class bits of $PTW(offset_x)$ with the class bits of SDW(segno)
to produce the most restrictive access. If the resulting access rights are incompatible with the reference, generate a fault.

12. Reference the word at the absolute address contained in $PTW(offset_x)$ plus offset_v.

See Appendix F for a detailed interpretation of "class bits".

The following illustration depicts the ference to a word(<u>segno,offset</u>)in segment <u>segno</u>. Both the descriptor segment and the referenced segment are paged.



Hardware Segmentation and Paging in the 645

MODE OF ADDRESSING (ABSOLUTE/APPEND)

In the Absolute mode, the effective address becomes the absolute core memory address. The appending mechanism is bypassed. Addresses are limited to the lower 256K of memory. Absolute addressing may be conceptualized as the creation of a segment with a base address of all zeroes where all effective addresses are offsets to the base of this segment. The intersegment fetch of indirect words and operands is optional through the use of bit 29 of the instruction word, or ITB, or ITS modifiers. In other words, indirect words and operands may be addressed in Absolute mode or via the appending mechanism.

In Append mode, the appending mechanism is employed for all instructions, indirect words, and operand fetches. In the Append mode, the processor generates an effective address which consists of a segment (or page) number and a word number (offset) within the segment (or page). The 18-bit effective address is either added to a base address (unpaged), or the word number field of the EA is concatenated to the base address (paged). More complete details of how the processor performs appending have already been discussed in the sections titled "SEGMENTATION" and "PAGING".

CHANGING ADDRESS MODES

The control unit is normally in the Append mode but the Absolute mode is entered temporarily when an XED instruction pointing to a fault or interrupt vector is "forced". The mode becomes Absolute if either instruction is a satisfied transfer, other than TSS, without bit 29 = 1, or ITB, or ITS indirection. The control unit remains in Absolute until TSS is executed or until a transfer with bit 29 = 1 takes place.

The Absolute mode may also be entered or exited if in Master mode one of the following instructions brings in a different state in the bit position corresponding to the absolute indicator (bit 10 of the Indicator register): RET, RTCD, RCU.

INTRODUCTION

The effective address on the 645 consists of two parts, a segment number and an offset. During the formation of an effective address these two portions are stored in temporary registers used as working registers by the processor. A tentative segment number is stored in the temporary base register (TBR); a temporary offset within the indicated segment is stored in a computed address register (CAR). When each effective address computation has been completed, the contents of the TBR and CAR are presented to the appending unit of the processor for conversion to an absolute address (see Chapter 5).

In this chapter the description of effective address formation is divided into two parts. The first part describes the type of effective address formation involving only the offset, that is, the contents of the CAR. The contents of the TBR remain constant and are obtained at the beginning of the effective address formation by copying the contents of the PBR into the TBR. In this type of effective address formation, references remain local to the segment specified by the constant value contained in the TBR.

The second part of this chapter describes the type of effective address formation for which the contents of the TBR can be modified as well as the contents of the CAR. This feature is necessary in order to permit intersegment referencing on the 645.

The first type of effective address formation is analogous to the type of address modification on the 635 and does not make explicit use of segment numbers. The second type of effective address formation is unique to the 645 and makes use of segment numbers stored either in word pairs in core memory or in address base registers (ABR's).

In actual practice the two types of effective address formation can be intermixed. Note that in cases where effective address calculations are chained together via registers or indirect words, the processor must convert intermediate effective addresses to absolute addresses in order to fetch the next item in the chain.

EFFECTIVE ADDRESS FORMATION INVOLVING SEGMENT OFFSET ONLY

For the following types of effective address formation, the segment number is assumed to remain constant.

Modifier Field of an Instruction Word

Bits 30-35 of an instruction or indirect word constitute the modifier field for address modification. If bits 30-35 are all zeros (no modification), the leftmost 18 bits of the instruction word constitute the offset portion of the effective address and are loaded into the CAR.

If bits 30-35 of an instruction or indirect word are not all zeros, then one of four possible address modification types is specified. Bits 0-17, possibly subject to further modification, form a tentative offset in the CAR. Then depending on the type of modification, the contents of the CAR specify the offset of either the operand or an indirect word.

The modifier field has the format:

Modifier Designator M _d		Re De	Register (or Tally) Designator R _d or T _d			
	30	31	32	33	34	35

The modifier designator (M_d) portion of the modifier field specifies the type of modification and the register designator (R_d) portion specifies the variation within the specified type.

General Types of Modification

There are four general types of modification: Register, Register Then Indirect, Indirect Then Register, and Indirect Then Tally:

TYPE	MODIFIER	MODIFICATION
Register R	00	Index according to the register designator ^R d [.]
Register Then In- direct RI	01	Index according to register designator R _d . The result of the register modification is the offset of an indirect word or pair of words. The indirect word is retrieved and modification continues as specified by the indirect word. If the indirect word or pair specifies indirection, the indirect sequence continues.
Indirect Then Register IR	_ 11	The indirect word or pair is first retrieved. If address modification is specified by the indirect word or pair, it is carried out. If the modification is again IR, retrieval and modification continue until an R, IT, or RI modification is encountered. The safe-stored contents of the register are then added and modification is concluded in the code of an R or IT. Modification continues in accordance with the indirect word in the case of an RI.
Indirect Then Tally IT	10	The address and modifier fields of the indir- ect word are substituted according to R _d , which is used as the tally designator. There are 13 variations of IT modification. IT modification allows both indirect addressing and register modification and permits auto- matic incrementing and decrementing of the fields of the indirect word.

Register, Register Then Indirect, and Indirect Then Register

Bits 32-35 are used as a register designator R_d when bits 30 and 31 specify Register, Register Then Indirect, or Indirect Then Register (R, RI, IR) modification:

REGISTER	BITS 32 - 35	MNEMONIC	MODIFICATION y = address field of instruction word		
none	0000	N	y becomes the offset.		
I XO N X1 D .	1000 1001 •	0 1 •	y + $C(X_n)$ becomes the offset.		
E X X7	1111	• 7			
A A C (upper)	0001	AU	y + $C(A)_{0-17}$ becomes the offset.		
U A M (lower)	0101	AL	y + $C(A)_{18-35}$ becomes the offset.		
Q Q U (upper) O .	0010	QU	y + $C(Q)_{0-17}$ becomes the offset.		
T Q (lower)	0110	QL	y + $C(Q)_{18-35}$ becomes the offset.		
I C IC N N S T T R • •	0100	IC	y + C(IC) becomes the offset.		
D none I R E C		DU	y, 00O becomes the operand it- self. (DU means direct upper. Contents of the address field followed by 18 zeros become the operand.) See note below.		
T none O P	0111	DL	000, y becomes the operand it- self. (DL means direct lower. 18 zeros followed by the address field become the operand.) See note below.		

Note: There is a contradiction between the DU and DL variations and the RI modification. DU and DL specify use of the instruction address field without modification and the RI modification specifies modification of the address field. If used together, the results are unreliable.

Indirect Word

The format of the indirect word used with Register, Register Then Indirect, or Indirect Then Register modifiers is:



Register Modification (R)

The registers that can be used in R modification are the DU, DL, AU, AL, QU, QL, IC, and eight index registers $(X_0 - X_7)$. Register modification can be indicated in the instruction word or in an indirect word. Wherever it is indicated, R modification terminates the address modification sequence.

Example:

Instruction Word



The contents of index register X1 are added to X in order to reference the operand.

Register Then Indirect Modification (RI)

In RI modification, the following sequence of events occurs:

 A register modification of any variation except DU or DL is performed. (This step is not performed when the instruction or indirect word specifies "no modification" by having N in the modifier field. This permits an indirect word to be retrieved without performing a register modification.) <u>Register Then Indirect Modification (RI)</u>, Continued

- 2. The indirect word is retrieved from memory, using the tentative address resulting from the R modification.
- 3. The processor examines M_d and R_d of the retrieved word and if a modification is specified therein, it is performed on the indirect word's address field.
- 4. Modification continues from one indirect word to the next as long as RI, IR, or certain variations of IT modification are specified.
- 5. When an indirect word specifying R modification or certain variations of IT modification is found, the modification is performed on the last indirect word retrieved. The result forms the offset portion of the effective address, and the indirect sequence is terminated.

Example:

Instruction Word



The operand at B is referenced.

Indirect Then Register Modification (IR)

The sequence of steps in IR modification is:

1. The modifier field of the instruction word or preceding indirect word is saved for use in making the final modification.

Indirect Then Register Modification (IR), Continued

- 2. An indirect word is obtained from memory using: a) the address field of the instruction word, or b) the address field of the preceding indirect word as the offset of the indirect word to be retrieved.
- 3. Any modification specified in the modifier field of the first indirect word retrieved is treated as follows:
 - a. If the modification is another IR, the modifier field of this indirect word is saved (replacing the modifier field previously saved). Another indirect word is obtained, using the address field of the current indirect word. As long as IR modification continues, each saved modifier field replaces the modifier previously saved until a modification other than IR is encountered.
 - b. If the modification is RI, then RI is performed as it always is, ignoring the fact that it follows an IR modification. The saved modifier field of the IR instruction word or indirect word is not used and it is not destroyed.
 - c. If a series of modifications has IR modification followed by RI modification and then returns to more IR modification, the following occurs:
 - (1) The modifier field of the first IR modification is saved and each new modifier field replaces the saved modifier field.
 - (2) The modification of the RI type proceeds as usual, having no effect on the saved modifier.
 - (3) The return to the IR type of modification causes the modifier field to again replace the modifier previously saved (before the RI modification).
- 4. The chain of modifications is terminated as follows: If the indirect word is an R or certain variations of IT modification, the saved modifier is used to obtain the effective operand address. The contents of the register specified by the saved modifier are added to the address field of the current R or IT indirect word to obtain the offset portion of the effective address.

It is possible for the <u>last</u> <u>saved</u> <u>modifier</u> to have an N variation. In this case the address field of the current R or IT indirect word is used without modification.

<u>Indirect Then Register Modification (IR)</u>, Continued

Example of IR Modification: Instruction Word



The modification (X1) of the instruction word is saved and X is retrieved. Modification field of X (AU) replaces the instruction word modification field and B is retrieved. The operand at D and the saved register (AU) is referenced.

Indirect Then Tally Modification (IT)

When bits 30-31 specify IT modification, bits 18-29 of the indirect word hold the tally count. The tally count indicates how many times the access field is to be used for access. A maximum of 4096 accesses can be made. The tally count is always decremented or incremented by 1. Bits 32-35 indicate the 13 possible variations of IT modification that can occur.

Indirect Then Tally Modification (IT), Continued

MNEMONIC	BITS 32 -3 5	VARIATION
1	1001	Indirect only.
I D	11 10	Increment address, Decrement tally.
DI	1100	Decrement address, Increment tally.
AD	1011	Add Delta to address field.
SD	0100	Subtract Delta from address field.
DIC	1101	Decrement address, Increment tally and Continue.
I DC	1111	Increment address, Decrement tally and Continue.
SC	1010	Sequence Character.
SCR	0101	Sequence Character Reversed.
CI	1000	Character from Indirect.
ITS	0011	Indirect To Segment. ITS recognized only if it appears in an indirect word of an RI or IR modification series and only if the referring offset is even.
ITB	0001	Indirect To Base. ITB recognized only if it appears in an indirect word of an RI or IR modification series and only if the referring offset is even.
FT1	0000	Fault Tag 1
FT2	0110	Fault Tag 2
FT3	0111	Fault Tag 3

<u>Tally Word</u>

The format of tally words used in I, ID, DI, AD, SD, DIC, IDC, SC, SCR, and CI modification is:



The meaning of control field depends upon the specific type of modification.

Indirect Only (1)

The processor retrieves only one indirect word, which contains the effective address in bits 0-17. The tally and control fields are not used.

Example:

Instruction Word



The operand at B is referenced.

Increment Address, Decrement Tally (ID)

The indirect word contains a tally count. Each time the instruction is executed, the tally is decremented and the address field of the indirect word is incremented, causing consecutive memory locations to be accessed. In each case, the operand is referenced before the tally and address fields are altered.

Increment Address, Decrement Tally (ID), Continued

Example: (4 instruction executions)

Instruction Word



Operand at B is referenced; tally goes to 3. Operand at B+1 is referenced; tally goes to 2. Operand at B+2 is referenced; tally goes to 1. Operand at B+3 is referenced; tally goes to 0 and sequence ends.

Decrement Address, Increment Tally (DI)

The indirect word contains a tally count and an address field. The control field is unused. Each time the instruction is executed, the tally is incremented and the address field of the indirect word is decremented, causing consecutive memory locations to be accessed. In each case, the tally and address field are altered before the operand is referenced.

Example: (2 instruction executions)

Instruction Word



The tally at X is incremented and the operand at B - 1 is referenced. The tally is incremented and B - 2 is referenced. The tally goes to 0 and the sequence ends.

Add Delta to Address (AD)

The indirect word contains an address field, a tally count and a control field specifying the delta value to be added to the offset for each access. Each time the instruction is executed the operand is referenced before the tally is decremented.

Example: (2 instruction executions)

Instruction Word



Operand at B is referenced; tally goes to 2. Operand at B + 2 is referenced; tally goes to 1. Operand at B + 4 is referenced and sequence ends.

Subtract Delta from Address (SD)

The indirect word contains an address field, a tally count and a control field specifying the delta value to be subtracted from the offset for each access. In each case, the tally is incremented before the operand is referenced.

Example: (2 instruction executions)

Instruction Word



Tally is incremented and the operand at B - 4 is referenced. Tally is incremented and B - 8 is referenced and sequence ends.

Character Handling in the SC, SCR, and Cl Variations

Following is a summary of character handling in the SC, SCR, and Cl variations of the IT modification.

 Each time a load instruction is executed an operand is taken from memory and loaded as a single word with the specified character rightjustified in the register and the remaining character positions zero filled. In 6-bit operations, the character is in position 5. In 9-bit

Character Handling in the SC, SCR, and Cl Variations, Continued

character operations it is in position 3 as shown:



2. When an operation places a result in memory, the right-justified character in the register replaces the specified character in the memory location of the operand. Other characters in the memory location remain unchanged. In 6-bit character operations, character 5 of the result replaces the specified character in the memory location. In 9-bit character operations, character 3 replaces the character in the memory location as shown:

6-bit Characters

9-bit Characters



3. Character operations can only be used in operations involving the Aregister or Q-register.

4. Tallying involves incrementing and decrementing of the character count as well as the tally count. The tally counts characters; that is, the number of character references. Address field modification takes place only after the character count goes to 3 or 5 for tally decrementing or goes to 0 for tally incrementing.

Decrement Address, Increment Tally, and Continue (DIC)

The DIC variation is similar to the DI variation except that the control field of the indirect word further modifies the offset. The modifier can be of any type as long as no index modification is involved, since the indexing adder is used by the tally phase of the modification. This means that when an R or RI modification is in the indirect word, the variation must be N (no index modification).

Example: (4 instruction executions)

Instruction Word

0



(The example is continued on the next page.)

Example: Continued



B is decremented; the tally goes to 4093 and operand at C is referenced, etc.

Increment Address, Decrement Tally, and Continue (IDC)

The IDC variation is similar to the ID variation except that the control field of the indirect word further modifies the offset. The modifier can be of any type as long as no index modification is involved, since the indexing adder is used by the tally phase of the modification. This means that when an R or RI modification is in the indirect word, the variation must be N (no index modification). Increment Address, Decrement Tally, and Continue (IDC), Continued

Example: (3 instruction executions)



to 2; the operand at D is referenced, etc.

Sequence Character (SC)

The SC variation permits operations to be performed on 6-bit or 9-bit characters in sequential locations in memory. The operations involve only the Aregister or Q-register. The indirect word contains an address field, a tally field and a flag in position 30 (0 for 6-bit and 1 for 9-bit). Bits 33-35 indicate which character position is being referenced (0-5 for 6-bit and 0-3 for 9-bit). Each time the instruction is executed the tally field is decremented and the character field is incremented after the operand is referenced. Each time the last character of the current word is referenced the address field is incremented and the character field is reset to zero.

Example: (3 instruction executions)

Beginning at the last character of a word of 9-bit bytes:

Instruction Word







Indirect Word at X



Indirect Word at X



(Example is continued on the next page.)

Sequence Character (SC), Continued

Example: Continued

Indirect Word at X



Character #3 at B is referenced, then character #0 of B + 1, character #1 of B + 1, and then the sequence ends as the tally goes to 0.

Sequence Character Reversed (SCR)

The SCR variation permits operations to be performed on 6-bit or 9-bit characters in sequential locations in memory. The operations involve only the Aregister or Q-register. The indirect word contains an address field and a tally field and a flag in position 30 (0 for 6-bit and 1 for 9-bit). Bits 33-35 indicate which character position is being referenced (0-5 for 6-bit and 0-3 for for 9-bit). Each time the instruction is executed the tally field is incremented and the character field is decremented before the operand is referenced. Each time the first character (character 0) of the current word is referenced the address field is decremented and the character field is set to the number of the last character (character 3 or 5).

Example: (3 instruction executions)

Beginning at the second character of a word of 9-bit bytes:

Instruction Word



(Example is continued on the next page.)

Sequence Character Reversed (SCR), Continued

Example: Continued





Indirect Word at X



Indirect Word at X



The tally field of indirect X is incremented and the address and character fields decremented; character #0 of B is referenced, then character #3 of B-1, then character #2 of B-1, and then the sequence ends.

Character From Indirect (CI)

The CI variation permits repeated references to a single 6-bit or 9-bit character in memory. The operation involves only the A-register and Q-register. The indirect word contains an address field, a flag in position 30 (0 for 6-bit and 1 for 9-bit), and bits 33-35 indicate which character position is being referenced (0-5 for 6-bit and 0-3 for 9-bit). Each time the instruction is executed the tally field is decremented as the character is referenced. The address and character fields remain unchanged.

Character From Indirect (CI), Continued

Example: (3 executions)

Beginning with the fourth character of a word of 6-bit characters:

Instruction Word



Character #3 of B is referenced and tally goes to 2; character #3 of B is referenced and tally goes to 1; character #3 of B is referenced and sequence ends.

Other Types of IT modification

There are five types of IT modification which are different from the types of IT modification described previously. Two of these, Indirect To Segment (ITS) and Indirect To Base (ITB) involve selection of a segment number as well as an offset and are described in the following section of this chapter. The other three, Fault Tag 1, Fault Tag 2 and Fault Tag 3, do not produce effective addresses. These fault tags cause the processor to take a fault whenever they are used as address modifiers.

Fault Tag Modification

When bits 30-35 indicate one of the three fault tags (FT1, FT2, FT3) in the instruction word, the processor traps to the appropriate fault vector (see Chapter 7). The modifier field of an indirect word may also contain a fault tag. In this case, the processor stops the effective address formation and traps to the appropriate fault vector.

EFFECTIVE ADDRESS FORMATION INVOLVING BOTH SEGMENT NUMBER AND SEGEMENT OFFSET

The segment number can be changed for effective address formation using ITS or ITB modification, or using bit 29 of the instruction to specify the use of one of eight address base registers (ABR's) as part of the effective address.

For the form of indirect addressing using ITS or ITB modification, a word pair is used to specify an intersegment reference. The segment to be referenced can be indicated in one of two ways. In ITS modification the segment number is in the first word of the word pair. In ITB modification the segment number is contained in an address base register (ABR) which is specified by the first word of the pair. Both ITS and ITB modification contain an offset in the second word of the word pair. They can specify further modification by means of the modifier field in the word pair using any one of the previously described modifications except for DU and DL. A special restriction requires that the first word of these word pairs occupy an even memory location.

Indirect To Segment (ITS)

ITS modification must appear in the indirect word referenced via RI or IR modification (not in the instruction word). The offset in the referring word must be even.

Example:

Instruction Word



Even/Odd Indirect Word Pair at X and X + 1



- 1. The effective address referring to the indirect word indicates an even word and the next word.
- 2. The modifier field of the even indirect word is an ITS designator, i.e., bits 30-35 contain 100011.
- 3. The segment number field of the even word (bit positions 0-17) replaces the contents of the temporary base register (TBR).
- 4. The offset field of the odd word (bit positions 0-17) and any modification indicated in bit positions 30-35 of the odd word are used to compute a new offset which replaces the contents of the computed address register (CAR).

Indirect To Base (ITB)

The ITB modification must appear in the indirect word referenced via RI or IR modification (not in an instruction word). The offset in the referring word must be even.

Indirect To Base (ITB), Continued

Example:

Instruction Word



Even/Odd Indirect Word Pair at X and X + 1



- 1. The effective address referring to the indirect word indicates an even word and the next word.
- 2. The offset field of the odd word (bit positions 0-17) and any modification indicated in bit positions 30-35 of the odd word are used to compute a new offset which replaces the contents of the CAR.
- 3. Bit positions 0-2 of the even indirect word select an address base register (ABR).
- 4. If bit position 21 of the selected ABR is 1, the ABR is external, and the contents of bit positions 0-17 are a segment number and are loaded into the TBR.
- 5. If bit position 21 of the selected ABR is 0, the ABR is internal. In this case, a pair of ABR's is used, one "internal", the other "external". The offset field (bit positions 0-17) of the selected ABR (internal) is added to the offset already contained in the CAR and the result replaces the contents of the CAR to form a new offset. Then bits 18-20 of the internal ABR are used to select another ABR (external). The segment number portion of the external ABR (bit positions 0-17) are loaded into the TBR to form a new tentative segment number.

<u>Use of Bit 29 to Specify an Address Base Register (ABR)</u>

The final type of address modification involving both an offset and segment number uses bit 29 to indicate the use of one or a pair of eight address base registers (ABR's). For this type of modification bits 0-2 of the address field of the instruction specify which ABR to use.

<u>If the designated ABR is external</u> (i.e., bit number 21 = 1) the segment number field (bits 0-17) are loaded into the TBR. The remaining 15 bits of the instruction (bits 3-17) are used to produce an 18-bit offset. The offset is created by copying bits 3-17 of the instruction word into the rightmost 15 bits and extending bit position 3 to the left. This 18-bit offset, possibly subject to further modification, is loaded into the CAR.

<u>If the designated ABR is internal</u> (i.e., bit number 21 =1) then bits 0-17 contain an offset. Bits 18-20 specify another ABR whose control field indicates it is external. Bit positions 0-17 of this external ABR contain a segment number which is loaded into the TBR. The offset from the instruction field, extended as above, is added to the offset of the internal ABR. This tentative offset, possibly subject to further modification, is loaded into the CAR.

The following examples illustrate the use of address appending, with bit 29 ON, both for paired and unpaired ABR's.



The operand at offset A in segment B is referenced.

Address Appending: Bit 29 ON, Unpaired ABR (External)



Use of Bit 29 to Specify an Address Base Register (ABR), Continued

The operand at offset A + B in Segment C is referenced.

Address Appending: Bit 29 ON, Paired ABR (Internal and External)

CHAPTER 7 FAULTS AND INTERRUPTS

Both faults and interrupts result in an interruption of normal processing, but there is a difference in how faults and interrupts originate. Generally, faults are caused by conditions which are internal to the processor; interrupts are caused by devices which are external to the processor. Faults and interrupts enable the 645 system to respond promptly when conditions occur that require system attention. A unique pair of locations which contain two instruction words is set aside to service each fault and interrupt condition. These instructions are in protected memory. The instruction words associated with faults are called the fault vector; there is a fault vector table for each processor port. The instruction words associated with interrupts are called the interrupt vector; similarly, there is an interrupt vector table for each processor port.

FAULTS

The 645 processor recognizes 32 types of faults. Many of the fault conditions are deliberately or inadvertently caused by the software and do not necessarily involve error conditions.

When a fault is detected, the processor forces the execution of the instructions in the fault vector. If it is desired to save machine conditions at the time of the fault, the first instruction of the fault vector should be SCU; otherwise, the machine conditions will not be saved. The second instruction of a fault vector should be a transfer to a routine to handle the fault. If the second instruction of the fault vector is not a transfer, execution will resume with the instruction immediately following that instruction which caused the fault.

The 32 faults are classified into six priority groups so that priorities can be established when two or more faults exist concurrently. The overlap of instruction execution and address preparation allows the simultaneous occurrence of faults. Group 1 has the highest priority and group 6 has the lowest. Only one fault within a group is allowed to be active at any one time. The fault which occurs first through the normal program sequence within a group is the one which is serviced. Only within group 6 are the other (nonserviced concurrent) faults saved by the hardware for eventual recognition. The faults not serviced and not saved can be handled only when and if they recur. There is one exception to the handling of the priority groups. When a group 3 fault (overflow or divide check) is caused by an operand having a parity error, the fault will be handled

as a group 4 parity fault.

The table on this page and the description on the succeeding pages give details on the 32 faults.

۰.

Fault Code	Fault Name	Priority Group	Fault Category
11110 11011 11111 11101 1100 01100 01101 0100 01011 01000 01001 00100 00101 00100 00101 00100 01110 01000 01110 01001 10001 10001 10011 10100 10111 00110 10111 00011 00011 00011 00000	Startup Execute Trouble Op Not Completed Divide Check Overflow Parity Illegal Memory Command Lockup Illegal Descriptor Illegal Procedure 635 Compatibility Master Mode Entry 1 Master Mode Entry 2 Master Mode Entry 2 Master Mode Entry 3 Master Mode Entry 3 Master Mode Entry 4 Derail Fault Tag 1 Fault Tag 1 Fault Tag 2 Fault Tag 3 Directed Fault 0 Directed Fault 0 Directed Fault 1 Directed Fault 2 Directed Fault 3 Directed Fault 4 Directed Fault 5 Directed Fault 6 Directed Fault 7 Connect Timer Runout Shutdown	1 1 2 2 3 3 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Manually generated Manually generated Hardware generated Hardware or program generated Software generated Hardware generated Hardware or program generated Hardware or program generated Software generated

Directed Fault Descriptions

ì

Priority 1 Faults (Startup and Execute)

Priority 1 faults cause the processor to initialize and enter the fault routine unconditionally. The faults cause processor operations to abort when the fault occurs, and the snapshot of the processor status is of no value. If both faults occur simultaneously, the startup fault has priority.

<u>Startup</u>

The fault is recognized when the POWER ON button is pressed. Power is turned on and the processor is initialized.

Execute

The fault is recognized when the EXECUTE pushbutton is depressed or an external frequency is substituted for the EXECUTE pushbutton (e.g., scope gate).

Priority 2 Faults (Trouble and Operation not Completed)

Priority 2 faults cause processor operations to abort when the fault is recognized. When the trouble fault occurs, the snapshot of the processor is the status of the original instruction which caused the fault. When the operation not completed fault occurs, the snapshot is of little value except for PBR and IC. If both faults occur simultaneously, the trouble fault has priority.

<u>Trouble</u>

The fault occurs during the execution of an execute double instruction (XED) forced by a fault or external interrupt. The fault also occurs during the execution of a store control unit instruction (SCU) which is the first instruction of an XED. The fault can be generated by the hard-ware; for example, it can be generated as a result of an operation not complete or by a parity error. The fault can also be generated by the operating system; for example, it can ge generated when a page containing the address generated by the SCU instruction is missing.

Operation Not Completed

This fault is caused by faulty communication between the processor and the system controller as described in the paragraphs that follow.

- 1. The processor addresses a system controller to which it is not attached.
- 2. A system controller fails to acknowledge the processor that addressed it.
- 3. The processor fails to generate a store access request or direct operand request within 1 to 2 milliseconds and is not in a DIS state (delay until interrupt signal).
- 4. The system controller closed out a double precision store or a read-alter-rewrite cycle (RAR) without receiving data from the processor.
- 5. The system controller fails to acknowledge the data from the processor; this can occur during a double-precision store or a readalter-rewrite cycle (RAR).
- 6. Certain programming rules for the 645 were violated causing the processor to hang up. This can occur as the result of user misprogramming; for example, if DU or DL modifiers are used with store or RAR instructions.
- 7. Attempts to do a double precision indirect operation from an odd location or an attempt to execute a direct operation with a double precision op-code.

<u>Priority 3 Faults (Divide Check and Overflow)</u>

Priority 3 faults are detected during execution of the instruction causing the fault. The processor halts immediately when the fault is detected. The snapshot of the processor contains the contents of the processor base register (PBR) and the instruction counter (ICTC). These registers respectively contain the segment number and offset of the faulting instruction. Faults in priority 3 do not occur simultaneously. A parity error fault (priority 4) will have priority over a priority 3 fault occurring simultaneously if the parity error occurs in an operand.

Divide Check

The fault occurs when division cannot be carried out. The individual divide instructions list the cases in which division cannot be carried out.

<u>Overflow</u>

The fault occurs when there is arithmetic overflow, exponent overflow, or exponent underflow. If the overflow mask is set on, occurrence of overflow will cause the setting, testing, and storing of indicators but will not generate the fault while the mask is on. The overflow fault is not saved. If the mask is removed, the overflow fault will not be trapped by any instruction which set the overflow indicators while the mask was in effect. Pinpointing of the type of overflow condition that caused the fault is done by the routine servicing the fault.

Priority 4 Faults (Parity, Lockup, and Illegal Memory Command)

A priority 4 fault is detected after the address preparation cycle that generated it is completed. When a lockup or illegal memory command fault occurs, the snapshot of the processor contains the contents of the processor base register (PBR) and the instruction counter from which the segment number and offset of the faulting instruction can be determined. When a lockup fault occurs, the control unit constructs a complete snapshot of processor conditions at the time of the fault. Priority 4 faults cause the processor operation to halt after completion of operations already in execution; that is, the faults must wait for the system controller to acknowledge the last access request before the processor switches to the fault pair. Faults in priority 4 do not occur simultaneously.

Parity

The fault is generated when a parity error exists in a word which is <u>read</u> from a core location:

- Single precision read: C(Y) is requested. C(Y,Y+1) is retrieved ed if Y is even; C(Y-1,Y) is retrieved if Y is odd. System controller will not report a parity error if it occurs in C(Y+1) or C(Y-1). The pair is restored with parity bits unchanged.
- 2. Double precision read: C(Y,Y+1) is requested and retrieved from core. System controller will report a parity error in either Y or Y+1 but does not indicate which word contains the error. The pair is restored with parity bits unchanged.

3. RAR: If a parity error exists in an indirect then tally (IT modification) word that is to be altered and rewritten or in an operand of a "to storage" instruction (e.g., ASA, ANSA, etc.), the alteration is carried out and the word is rewritten in store with a correctly computed parity bit.

If a parity error occurs on an instruction or an indirect word, the word is not used any further and the fault routine is entered. If the parity error occurs on an operand, the processor operation is completed with the faulty operand before the fault routine is entered.

If the parity mask is set on, occurrence of parity will cause the setting, testing, and storing of indicators but will not generate the fault while the mask is on or after the mask has been removed (i.e., the fault is not saved). If a parity error occurs on a segment descriptor word (SDW) or on a page table word (PTW), however, the fault routine is entered regardless of the state of the parity mask indicator.

Illegal Memory Command

The fault occurs when the processor issues a Connect (CIOC) to a channel that is masked off by a program or switch. For details of masking off channels see the description of the SMCM, SMIC and CIOC instructions in Chapter 2. The system controller does not execute the illegal memory command, but sends the applicable illegal action code to the processor. The two illegal action codes are: 100 if the processor is not the control processor and 011 for a store parity error. Another instance in which this fault occurs is when an RCCL instruction is issued to a memory that does not have a clock. Other situations that might cause the illegal memory command fault cause a 635 or 635/645 compatibility fault instead.

Lockup

The fault occurs when the processor is in a program lockup which inhibits recognition of an external interrupt or interrupt type fault for 1 or 2 milliseconds. An example is the continuous use of the inhibit bit in master mode. This is a recoverable fault, since the snapshot is valid. The one to two millisecond time refers to absolute elapsed time rather
than processor execution time or memory cycle time. It includes any time during which the processor might have to wait for memory access (due to simultaneous request from the GIOC or associated store).

The lockup fault is deactivated during the time that a DIS (delay until interrupt signal) instruction is in effect and is deactivated also during the DIS state (no operation taking place) after the POWER ON pushbutton is pressed or after the STOP switch is activated during maintenance.

Priority 5 Faults

A priority 5 fault is detected during the address preparation cycle of an instruction. The faults must wait for the system controller to acknowledge the last access request before initiating the abort routine. Priority 5 faults do not occur simultaneously. Most of the faults are classified as priority 5.

<u>Illegal Descriptor</u>

This fault occurs when the class bits (33-35) of the page table word (PTW) or the segment descriptor word (SDW) contain an undefined configuration. There are five legal configurations; four configurations indicate modes of instruction execution and modes of address and the fifth configuration indicates a directed fault. (See the description of the SDW in Appendix E).

Illegal Procedure

The fault usually occurs when a programming violation is detected where one user may adversely affect another user or the operating system. The fault occurs under the following conditions:

- 1. Attempt to execute certain privileged instructions in Slave mode-- LDBR, SDBR, SAM, ZAM, LAM, CAM, SC, RCU and LACL.
- Attempt to execute certain instructions in Slave mode when the address base register bit 22 is 0. These instructions are --EAPn, EABn, TSBn, LDCF, ADBn, and LBRn.
- 3. Operation codes are detected that are not defined by the 645 instruction repertoire, including the all-zero operation code.
- 4. An effective address is outside of the segment boundary or a pointer is outside of the descriptor segment boundary.

5. The effective address is not to be accessed because of the access bit, write permit bit, or class conventions.

635 Compatibility

The fault occurs when an instruction is detected that is in the 635 repertoire but not in the 645 repertoire. These instructions are LBAR and SBAR. The operating system determines the course of action to be taken.

635/645 Compatibility

The fault occurs when an attempt is made to execute instructions that are privileged in both 635 and 645 repertoires. These instructions are SMIC, RMCM, SMCM, CIOC, LDT, DIS, and TSS. The last two are not privileged instructions in the 635 but are pointless in Slave mode. The operating system determines whether the fault was caused by a 635 or a 645 program and determines the course of action.

Master Mode Entry 1-4

These faults occur when one of the following instructions is encountered: MME, MME2, MME3, MME4. See the individual descriptions in Chapter 2 of instructions for more information.

<u>Derail</u>

The fault occurs when the DRL instruction is encountered. See the instruction descriptions for further information.

Fault Tags 1-3

These faults occur when a tally designator of FT1, FT2, or FT3 is encountered in an IT address modifier field. The indirect word is not obtained and the operation is not completed. Fault Tags 1, 2, and 3 are also recognized in an IT word brought in by IR modification cycle. Fault Tag 1 is reserved for 635 programs. Fault Tag 2 is the standard linkage fault when it occurs in a linkage section. Fault Tag 3 is available for 645 programmers.

Directed Faults 0-7

These faults occur when one of eight faults are encountered in bit

positions 30-35 of the modifier field of the segment descriptor word or page table word. The fault number is indicated in bit positions 30-32 and zeros are in bit positions 33-35. The operating system determines what each of the eight faults shall be. It inserts the fault code into the segment descriptor word (SDW) and page table word (PTW) to prevent access to a segment or page at the current time. After the hardware builds the address of the related fault vector, the operating system services the fault by using the two words it has placed in the fault vector. In most cases these words will be an SCU instruction and a transfer instruction. Directed faults 0-7 are detected in SDW's and PTW's and can be used as the writer of the supervisor chooses.

Priority 6 Faults (Connect, Timer Runout, and Shutdown)

Faults in piority group 6 are recognized under conditions similar to those of program (external) interrupts. The processor checks for the three faults in this group at the same time it makes its periodic checks for an interrupt present signal for a program interrupt. The check is made at the beginning of address preparation cycles for an instruction word, indirect word, terminating indirect cycle, and indirect then tally word. The recognition of any one of these faults may be inhibited in Master mode by the interrupt inhibit bit (28) of the instruction word. The presence of group 6 faults is checked from the beginning of every address preparation cycle until the generation of the corresponding store location access request. Faults in this group have priority over program interrupts and cause the operations in the processor to abort conditionally upon completion of all pending operations. Faults must wait for the system controller to acknowledge the last access request before initiating the abort routine. ١f simultaneous faults occur in this group, priorities from highest to lowest are: shutdown, timer runout, and connect.

Connect

The fault occurs when the processor receives a connect signal from another active device through the system controller. This event should not be confused with the connect (CIOC) instruction encountered in a program sequence. Note that the connect fault is the only fault generated by

a condition external to the processor, i.e., from another processor.

<u>Timer Runout</u>

The fault occurs when contents of the timer register reach zero. If the processor is in Master mode, recognition of the fault is delayed until the processor returns to Slave mode. This delay does not limit the counting of the timer register which continues to decrement after it rolls over to the maximum count of $2^{24}-1$.

Shutdown

This fault can be originated in either of two ways. Power is turned off approximately one millisecond after the occurrence of either:

- a. Depressing of the POWER OFF button on the main panel.
- b. Receipt of a remote signal which indicates a commercial power failure.

Fault Vector Address

Each fault has a corresponding pair of instructions in its fault vector and is trapped to these by the hardware. The 32 vector pairs constitute the fault vector table which is a block of 64 words. The base address of the block, a 0 modulo(64) number, is set on the thumb wheels located on the back of the processor maintenence panel. The absolute 24-bit memory address of the fault vector pair is generated by extending the fault code by a trailing zero and appending this value to the value of the fault vector address. The generated address is that of the first word of the desired fault vector pair, as shown:



Address of Fault Vector Pair

Sequence of Fault Procedure

When a fault occurs, the control unit of the processor determines the time to

initiate the fault procedure. This depends upon the type of fault. The fault procedure consists of the following steps:

- 1. Take a snapshot of processor status in anticipation of an SCU instruction and abort the processor.
- At the end of the abort cycle, prepare the address of the fault vector pair.
- 3. Force the operation code of an XED instruction and the address of the fault vector pair into the instruction registers Y and C and set the interrupt inhibit bit (28) to 1.

If the instruction causing the fault was not the result of a previous forced XED, the even or odd flag is set by the hardware to tell whether the faulting instruction was in an even or odd location. The flag is saved by the SCU instruction.

If an attempt to execute the XED results in a parity error or a priority group fault, the processor switches to a trouble fault. The snapshot remains the same, but a new XED instruction is forced with an address corresponding to the trouble fault into the instruction registers.

- 4. Set a temporary absolute flag (not affecting the absolute indicator).
- 5. Cause Master mode of execution of the XED and vector pair instructions.
- 6. Issue a memory access request for the fault vector pair. The two instructions of the fault vector must adhere to the programming rules of a normal XED instruction.
- Begin address preparation for the even instruction which is most likely to be an SCU instruction. If it is an SCU, bit 28 should be set to 1 by the operating system to avoid destroying the original snapshot.

If a directed fault, illegal descriptor, illegal procedure (out-ofbounds or access violation fault) is encountered during any address preparation cycle forthe SCU operand or indirect word or if a parity error follows the fetch of an indirect word, the trouble fault routine

is entered.

- 8. If the execution of the first instruction of the fault vector pair did not result in a transfer, the processor begins address preparation for the second instruction. The processor can now recognize external interrupts or faults and recovery. Therefore, use of bit 28 is optional. If either of the two instructions results in a transfer other than TSS, or a transfer with bit 29 = 1, or ITB or ITS indirection, the absolute indicator will be on. The mode of execution remains Master unconditionally for as long as the absolute indicator is on. If the absolute indicator is off, the mode of execution is set according to the current procedure.
- 9. Execute the second instruction.
- 10. If neither instruction caused a transfer, execute the instruction next in the normal sequence after the instruction which caused the fault directly or indirectly. This is the instruction in ICTC+1. The snapshot data stored by SCU is ignored.

If the executed instruction caused a transfer, for example to a routine to service the fault, there must be an RCU instruction to restore the snapshot data stored by the SCU instruction. In most cases the original status is restored by an RCU instruction at the end of the service routine. After the status is restored, the original sequence is completed as though the interrupt never occurred. In some cases, as with the programmed Fault Tag 2, the restoration is achieved by an RCU pointing to modified SCU data.

Segment Address and Segment Number Generation

Faults in priorities 5 and 6 can have various effects on address preparation. Faults in these groups are detected during address preparation and the actual fetch from memory is inhibited. However, a segment address and a segment number are generated to define the word whose fetch is being attempted. The computed segment address and number become part of the safe-stored data. In all other cases, the computed address field of the snapshot contains the address of the word causing the fault during address modification. Certain faults may be encountered during any phase of address preparation. These are:

directed faults

faults which occur when access rights are violated.

Some faults are trapped during the initial phase of address preparation. They are:

635 compatibility faults 635/645 compatibility faults privileged instructions in Slave mode

Some faults are trapped during segment address preparation. These are:

Master mode entry faults derail fault

illegal procedure fault (when an attempt is made to load an ABR with the lock bit = 1).

EXTERNAL (PROGRAM) INTERRUPTS

When a device, such as an I/O device, needs a service routine, a request is made to interrupt a current program and use a processor to service the device. The interrupt is signalled automatically, relieving the system of need to continuously test for events requiring attention.

Execute Interrupt Register

The system controller has a 32-bit execute interrupt register which receives interrupt requests from active devices. Each device is allocated specific cells (bit positions) in the register, according to its functional requirements. Cell 0 has the highest priority and cell 31 has the lowest. A device can set (to 1) any of the cells allocated to it by issuing an SMIC command to the system controller. A processor program can also set any of the cells in the execute interrupt register by issuing an SMIC instruction. However, the program cannot read or reset the cells to 0.

Interrupt Mask Register

The system controller has a 32-bit interrupt mask register which operates in conjunction with the execute interrupt register. The interrupt mask register

can be set or reset by the "control" processor issuing an SMCM instruction in Master mode. (Designation of the "control" processor is made by an 8-position selector switch on the system controller panel.) Each 1-bit in the interrupt portion of the mask allows recognition of the information in the corresponding cell of the interrupt register. This 1-bit is said to unmask the interrupt cell. When one or more of the unmasked execute interrupt cells is set to 1, the system controller notifies the "control" processor of the interrupt. The "control" processor can read the mask register by executing an RMCM instruction.

Interrupt Vector

Each execute interrupt cell has an instruction pair associated with it in memory. The absolute address of the pair is a function of the cell number and the processor port number. These core locations constitute the interrupt vector and they are used in the same way as the fault vector locations already described.

The first of these locations normally contains an instruction which stores the processor status so that restoration can be made to the point of interrupt. The second location contains a transfer instruction to the service routine corresponding to the particular interrupt cell. The operating system places the instructions in the interrupt vector locations. The processor checks periodically for an interrupt present signal. The checking takes place in the beginning of every address preparation cycle other than for an instruction fetch. This occurs about once every 0.750 to 2.250 microseconds. The checking is inhibited in Master mode when the inhibit bit (bit 28 of the instruction) is on and also after the first step of the execution of a multiple-step instruction such as LREG and STB.

When one or more interrupt present signals are encountered and when operations already in progress are completed (and no fault is encountered), the processor issues an execute interrupt command. The command is issued in Master mode to the highest priority cell which is on. Because the processor can be designated "control" by more than one system controller, the highest priority is assigned to the controller connected to processor port A and the lowest to port H.

The system controller verifies that the execute interrupt command was issued by the "control" processor and was in Master mode. (If it was not, the controller

responds with an illegal action code and the processor traps the illegal memory command fault. Since these are hardware rather than programmed functions, a hardware malfunction should be suspected. The processor would have a 635/645 compatibility fault; see pages 7-6 and 7-8. If the command is validated, the system controller responds by sending the number (5 bits) of the highest unmasked interrupt cell to the processor and resets the cell. The processor uses the cell number as part of the address of the interrupt vector. The address is used with a hardware-forced XED instruction to retrieve the instruction pair in memory. The routine which services the interrupt is now executed. Other interrupt cells remain set until priority permits their servicing.

Interrupt Priority

Interrupts have a priority equal to fault group 6. Within group 6, interrupts have the lowest priority. The checking for interrupts resumes when the first instruction having a 0 in bit position 28 is encountered. The programmer must insert 1's in bit 28 of all instructions which he desires to be interrupt-inhibited. Bit 28 has no effect in Slave mode. When the XED instruction is forced by the hardware to fetch the interrupt or fault pair, the effect of bit 28 being 1 does not extend to the XED's instructions. It does, however, extend to the subsequent indirect words and operand and address preparation (even if DU or DL).

Interrupt Vector Address

Selection of the interrupt vector address is similar to the selection of the fault vector address. There can be as many as eight interrupt vector tables for each processor-one for each processor port. Each table consists of the 32 vector pairs and constitutes a 64-word block. The interrupt tables for a processor immediately follow the fault vector tables for the same processor. The tables for each port are in the order of the port designation--from A to H.

All of the tables for a processor are relocatable (as a group) and can be placed anywhere in store by use of the fault vector thumb wheels. The switches provide the base address, 0 modulo(1024), of the fault table. The 18-bit address formed for a forced XED instruction points to the relative location of the vector pair. This relative address is formed by adding a 4-bit port number code (from

0001 to 1000) and a 5-bit interrupt cell number to the fault vector table.



Relative location of Vector

Formation of Interrupt Vector Pair Address

Use of Interrupt Inhibit

Bit position 28 of the instruction word can be used in Master mode to inhibit the recognition of the three faults of priority group 6. When bit 28 is set to 1, interrupts are inhibited until either Slave mode is entered or until a subsequent instruction having 0 in bit position 28 is encountered.

APPENDIX A - INSTRUCTIONS LISTED BY OCTAL CODE

001 MME 073 LREG 161 SEX1 245 ORSX5 324 LCX4 411 LDE 002 DML 075 ADA 162 SEX2 246 ORSX6 325 LCX4 415 ADA 004 MME3 077 ADA 164 SEX2 246 ORSX6 326 LCX7 421 UF 007 MME4 100 CMPX0 166 SEX5 250 STP3 332 EAB4 425 FCM 011 NOP 101 CMPX3 171 SWCA 253 STP3 332 EAB4 425 FCM 014 NOP 104 CMPX3 171 SWCA 255 GNSA 335 LCA 431 FL 021 ADLX1 105 CMPX3 177 SBA 257 LAM 337 LCA 437 DUF 023 ADLX2 106 CMPX3 177 <th></th>												
OO2 DRL 075 ADA 162 SEX2 246 ORSX6 325 LCX5 415 ADE 004 MME2 076 ADQ 163 SEX3 247 ORSX7 326 LCX6 421 UFN 005 MME2 076 ADQ 164 SEX4 327 LCX7 421 UFN 005 MME2 076 ADQ 165 SEX5 250 STP1 330 EABE 427 DFC 011 NOP 101 CMPX1 167 SEX7 252 STP3 332 EABE 427 DFC 013 CMPX2 171 SWOQ 255 ORSA 335 LCA 431 FL 024 ADLX1 105 CMPX5 173 LDB 260 ORX3 342 ANSX0 442 SKL 024 ADLX4 116 CMPA 200 CNAX2 260 ORX3 343 </td <td>001</td> <td>MME</td> <td>073</td> <td>LREG</td> <td>161</td> <td>SBX1</td> <td>245</td> <td>ORSX5</td> <td>324</td> <td>LCX4</td> <td>411</td> <td>LDE</td>	001	MME	073	LREG	161	SBX1	245	ORSX5	324	LCX4	411	LDE
OO4 MME2 O76 ADQ 163 SRX3 247 ORSX7 326 LCX7 421 UFN O05 MME3 O77 ADAQ 164 SRX4 327 LCX7 421 UFN O07 MME4 100 CMPX0 166 SRX5 250 STP2 331 EABE 427 DFC O11 NOP 101 CMPX1 167 SRX7 252 STP3 332 EABE 430 FSZ O14 NOP 104 CMPX3 171 SWCA 255 STP3 332 EABE 430 FSZ O20 ADLX1 105 CMPX5 173 LDB 256 ORSA 337 LCA 437 DUF O23 ADLX5 111 CMP 200 CNAX2 260 ORX3 343 ANSX4 443 SX1 O24 ADLX5 111 CMPA 200 CNAX2	002	DRL	075	ADA	162	SBX2						
005 NME3 077 ADAQ 164 SBX5 250 STP0 421 UPL 007 NME4 100 CMPX0 166 SBX5 250 STP0 423 DUP 011 NOP 101 CMPX1 167 SBX7 252 STP3 332 EAB5 427 DC 015 CIO 102 CMPX2 TIS SWCA 254 STB3 332 EAB5 427 DC 013 CMPX3 171 SWCA 255 CRA 335 LCA 431 FL 021 ADLX1 105 CMPX6 175 SBA 257 LAM 337 LCA 431 FL 024 ADLX3 107 CMPX6 175 SBA 260 ORX0 340 ANSX0 442 SNL 024 ADLX3 110 CMPA 200 CNAX1 263 ORX3 343 ANSX1 442 </td <td>004</td> <td>MME2</td> <td>076</td> <td>ADQ</td> <td>163</td> <td>SBX3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	004	MME2	076	ADQ	163	SBX3						
007 NME4 165 SBX5 250 STP0 423 DUF 011 NOP 101 CMPX0 166 SBX6 251 STP1 330 EAB4 425 FDC 015 CIOC 102 CMPX2 253 STP3 332 EAB6 230 FSZ 020 ADLX0 104 CMPX4 172 SWOQ 255 ORSA 335 LCA 431 FLZ 021 ADLX1 105 CMPX5 173 LDB 256 ORSA 335 LCA 431 FLZ 022 ADLX3 107 CMPX7 176 SBQ 260 ORX0 340 ANSX1 442 SML 437 DIF 024 ADLX5 111 CML 261 ORX1 244 ANSX4 443 SML 037 ADLX5 443 SML 203 CNAX2 266 ORX2 342 ANSX4 443 <	-		077	ADAQ.				· · · · ·			1.21	LIFM
100 CMPX0 166 BBX6 251 STP2 330 EAB5 4.27 DFC 015 CIOC 102 CMPX3 171 SWCA 253 STP3 332 EAB6 427 DFC 015 CIOC 102 CMPX3 171 SWCA 254 STP3 332 EAB7 430 FSZ 021 ADLX1 105 CMPX5 173 LDB 256 ORSQ 336 LCQ 433 DFL 023 ADLX3 107 CMPX6 175 SBA 257 LAM 337 LCAQ 433 DFL 024 ADLX3 107 CMPX6 175 SBA 257 LAM 337 LCAQ 437 DUF 026 ADLX6 111 OMPA 200 CNAX1 263 ORX3 343 ANSX4 443 SWL SWL SWL SWL SWL SWL SWL SWL <td< td=""><td></td><td>-</td><td>• • • •</td><td></td><td></td><td></td><td>250</td><td>STPO</td><td>2~1</td><td>2011</td><td></td><td></td></td<>		-	• • • •				250	STPO	2~1	2011		
011 NOP 101 OMPX1 167 SEX7 252 STP2 331 EAB5 427 DPC 015 CIOC 102 CMPX2 253 STP3 332 EAB6 427 DPC 020 ADLX0 104 CMPX4 172 SW0Q 255 ORSA 335 LCA 4,31 FLZ 021 ADLX1 105 CMPX5 173 LDB 256 ORSA 335 LCA 4,31 FLZ 024 ADLX2 106 CMPX6 175 SBA 257 LAM 337 LCAQ 4,33 DF 024 ADLX3 107 CMPX7 176 SBQ 260 ORX3 340 ANSX4 4427 SNL 437 DIAL 430 SNL 77 ANSX4 4428 SNL 444 SNL 443 SNL 443 SNL 443 SNL 444 SNL 444 SNL <td< td=""><td>007</td><td></td><td>100</td><td>CMPXO</td><td></td><td></td><td>-</td><td></td><td>330</td><td>FAR/</td><td></td><td></td></td<>	007		100	CMPXO			-		330	FAR/		
015 CIOC 102 CMPX2 253 STP3 332 EAB6 020 ADLX0 104 CMPX3 171 SWCQ 255 STB 333 ELAF 430 FSZ 021 ADLX1 105 CMPX5 173 LDB 256 ORSQ 336 LOQ 433 DFL 023 ADLX3 107 CMPX6 175 SBA 257 LAM 337 LOAQ 435 DUF 024 ADLX3 107 CMPX6 175 SBA 260 ORX0 340 ANSX0 420 SU 437 DUF 026 ADLX6 115 CMPA 200 CNAX2 264 ORX4 344 ANSX1 440 SXL SU SU<	011	NOP										
103 CMPX3 171 SWCA 254 STE 333 EAB7 430 FSZ 021 ADLX1 105 CMPX4 172 SWCQ 255 ORSA 335 LCA 431 FLZ 022 ADLX1 105 CMPX6 175 SBA 257 LAM 337 LCAQ 433 FL 024 ADLX4 107 CMPX7 176 SBQ 260 ORX0 340 ANSX1 440 SXL 025 ADLX5 111 CML 261 ORX1 341 ANSX1 440 SXL 027 ADLX7 116 CMPA 200 CNAX2 264 ORX2 342 ANSX4 443 SXL 033 ADL 205 CNAX2 264 ORX4 346 ANSX4 443 SXL S					107	UDAY					421	DI UNU
020 ADLX0 104 CMPX4 172 SWOQ 255 ORSA 335 LCA 431 FL 021 ADLX1 105 CMPX5 173 LDB 256 ORSQ 336 LCQ 433 DFL 022 ADLX2 106 CMPX6 175 SBA 257 LAM 337 LCAQ 435 UFL 023 ADLX3 107 CMPX7 176 SBQ 261 ORX0 340 ANSX0 025 ADLX5 111 CMP 200 CNAX2 264 ORX3 343 ANSX1 440 SXL 026 ADLX7 116 CMPQ 201 CNAX2 264 ORX3 343 ANSX4 442 SXL S		0100			1171	SWOA					100	
021 ADLX1 105 CMPX5 173 LDB 256 ORSQ 336 LOQ 433 DFL 022 ADLX3 107 CMPX6 175 SBA 257 LAM 337 LCAQ 433 DFL 024 ADLX3 107 CMPX7 176 SBQ 260 ORX0 340 ANSX0 025 ADLX6 115 CMPA 200 CNAX0 262 ORX1 341 ANSX1 440 SXL 026 ADLX6 115 CMPQ 201 CNAX1 263 ORX3 343 ANSX3 442 SXL 033 ADL 203 CMAX3 266 ORX4 344 ANSX4 443 SXL 033 ADL 205 CNAX2 266 ORX6 346 ANSX6 445 SXL 036 ADLQ 122 SBLX3 207 CNAX2 267 ORX4 344 ANSX7	0.20											
022 ADL X2 106 CMPX6 175 SBA 257 LAM 337 LCAQ 435 UFA 023 ADL X4 177 SBAQ 260 ORX0 340 ANSX0 025 ADL X5 111 CWL 261 ORX1 341 ANSX0 026 ADLX5 111 CWL 261 ORX1 342 ANSX2 441 SXL 027 ADL X7 116 CMPA 200 CNAX1 263 ORX3 342 ANSX2 441 SXL 033 ADL 203 CNAX1 264 ORX4 344 ANSX4 443 SXL 036 ADLQ 121 SBLX1 205 CNAX5 267 ORX7 347 ANSX7 446 SXL 037 ADLA 120 SBLX2 207 CNAX2 270 TSB0 350 EAP0 447 SXL 0420 ASX2 122												
023 ADL X3 107 CMPX7 176 SBQ 427 DIF 024 ADL X4 177 SBAQ 260 ORX0 340 ANSX0 025 ADL X5 111 CML 261 ORX1 341 ANSX2 440 SXL 027 ADL X5 1116 CMPA 200 CNAX0 262 ORX2 342 ANSX2 441 SXL 027 ADL X5 1116 CMPQ 201 CNAX1 263 ORX3 343 ANSX3 442 SXL 033 ADL 203 CNAX2 266 ORX4 344 ANSX5 444 SXL 035 ADL A 120 SBL X0 204 CNAX2 266 ORX6 346 ANSX5 444 SXL 037 ADL A 122 SBL X2 206 CNAX6 270 TSB0 350 EAP0 247 SXL SXL SXL SXL S				-								
024, ADL X4 177 TSBAQ 260 ORX0 340 ANSX0 025 ADL X5 111 OWL 261 ORX1 342 ANSX1 440 SXL 026 ADL X5 115 OMPA 200 CNAX1 263 ORX3 342 ANSX2 441 SXL 027 ADL X5 116 CMPQ 201 CNAX1 263 ORX3 342 ANSX3 442 SXL 033 ADL 203 CNAX3 266 ORX6 346 ANSX5 444 SXL 035 ADL A 120 SEL X2 206 CNAX5 267 ORX7 347 ANS7 446 SXL 036 ADLQ 122 SEL X2 206 CNAX6 270 TSB0 350 EAP0 247 SXL 247 SNL 343 ANS7 446 SXL 245 SXL 245 SXL 245 SXL 245 S							257	LAM	337	LCAQ		
025 ADLX5 111 CWL 261 ORX1 341 ANSX1 440 SXL 026 ADLX6 115 CWPA 200 CNAX0 262 ORX2 342 ANSX3 442 SXL 027 ADLX7 116 CMPQ 201 CNAX1 263 ORX3 343 ANSX3 442 SXL 033 ADL 203 CNAX3 265 ORX5 345 ANSX5 444 SXL 036 ADLQ 121 SBLX1 205 CNAX5 267 ORX7 347 ANSX7 446 SXL 037 ADLQ 122 SBLX2 206 CNAX5 270 TSB0 350 EAP0 040 ASX0 124 SBLX4 207 CNAX5 271 TSB1 351 EAP1 450 STZ 041 ASX1 125 SBLX5 211 CMA 273 TSB3 353 EAP2			107	CIMPX7			- / -	001/-			437	DUFA
O26 ADLX6 115 CMPA 200 CNAX0 262 ORX2 342 ANSX2 441 SXL O27 ADLX7 116 CMPQ 201 CNAX1 263 ORX3 343 ANSX3 442 SXL O33 ADL 203 CNAX2 264 ORX4 344 ANSX4 443 SXL O35 ADLA 120 SBLX0 204 CNAX2 266 ORX6 345 ANSX6 444 SXL O36 ADLQ 121 SBLX1 205 CNAX4 260 ORX6 346 ANSX6 445 SXL O37 ADLAQ 122 SBLX1 205 CNAX6 270 TSB0 350 EAP0 O40 ASX0 124 SBLX4 216 CNAX7 270 TSB0 350 EAP1 450 ST2 O41 ASX1 122 SBLX5 211 CMK2 277 ORA <td></td> <td></td> <td></td> <td>a##</td> <td>177</td> <td>SBAQ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				a ##	177	SBAQ						
027 ADLX7 116 CMPQ 201 CNAX1 263 ORX3 343 ANSX3 442 SXL 033 ADL 202 CNAX2 264 ORX4 344 ANSX4 443 SXL 035 ADLA 120 SBLX0 204 CNAX2 266 ORX6 345 ANSX5 444 SXL 036 ADLA 120 SBLX1 205 CNAX5 267 ORX7 347 ANSX7 446 SXL 037 ADLAQ 122 SBLX3 207 CNAX6 271 TSB0 350 EAP0 040 ASX0 124 SBLX5 211 CMK 272 TSB3 353 EAP1 450 STZ 041 ASX1 125 SBLX7 216 CNAA 273 TSB3 353 EAP2 451 SMI 043 ASX3 127 SBLX7 216 CNAA 273 TSB3												
117 CMP AQ 202 CNAX2 264 ORX4 344 ANSX4 443 SXL 033 ADL 120 SBLX0 203 CNAX3 265 ORX5 345 ANSX5 444 SXL 036 ADLQ 121 SBLX1 205 CNAX3 265 ORX6 346 ANSX5 444 SXL 037 ADLAQ 122 SBLX1 205 CNAX5 267 ORX7 347 ANSX6 445 SXL 037 ADLAQ 122 SBLX1 206 CNAX6 277 TSB0 350 EAP0 040 ASX0 124 SBLX5 211 CMK 277 TSB1 351 EAP1 450 STZ 043 ASX3 127 SBLX6 211 CMK 277 TSB3 353 EAP3 455 FST 043 ASX4 127 SBLX6 211 CMK 277 ORAQ			-									
033 ADL 203 CNAX3 265 ORX5 345 ANSX5 444 SXL 035 ADL A 120 SBLX0 204 CNAX4 266 ORX5 345 ANSX5 444 SXL 036 ADL Q 121 SBLX1 205 CNAX5 267 ORX7 347 ANSX6 444 SXL 037 ADL AQ 122 SBLX1 205 CNAX5 267 ORX7 347 ANSX6 444 SXL 040 ASX0 124 SBLX1 205 CNAX7 270 TSB0 350 EAP0 042 ASX1 125 SBLX5 211 CMK 273 TSB3 353 EAP2 451 SMI 043 ASX3 127 SBLX7 216 CNAQ 275 GRA 354 STAC 455 STS 044 ASX4 135 SBLA 220 LDX1 300 CANX0	027	ADLX7					-	-			442	SXL2
035 ADLA 120 SBLX0 204 CNAX4 266 ORX6 346 ANSK6 445 SXL 037 ADLAQ 121 SBLX1 205 CNAX5 267 ORX7 347 ANSX6 445 SXL 037 ADLAQ 122 SBLX3 207 CNAX7 270 TSB0 350 EAP0 040 ASX0 124 SBLX5 211 CMK 272 TSB3 353 EAP3 453 LAC 041 ASX1 125 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX3 127 SBLX7 216 CNAAQ 275 ORA 354 STAC 454 STT 044 ASX4 217 CNAQ 276 ORA 356 ANSA 455 FST 044 ASX6 136 SBLQ 220 LDX1 300 CANX0			117	CMPAQ			264	ORX4			443	SXL3
035 ADL A 120 SBLX0 204 CNAX4 266 ORX6 346 ANSX6 445 SXL 037 ADL AQ 122 SBLX2 206 CNAX6 267 ORX7 347 ANSX7 446 SXL 040 ASX0 122 SBLX3 207 CNAX6 271 TSB0 350 EAP0 041 ASX1 125 SBLX5 211 CMK 272 TSB3 353 EAP3 453 LAG 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAG 043 ASX3 127 SBLX7 216 CNAA 273 TSB3 353 EAP3 455 FST 044 ASX4 127 SBLX8 277 ORAQ 356 ANSQ 456 STE 044 ASX7 137 SBLA 220 LDX0 300 CANX1	033	ADL			203	CNAX3	265	ORX5	345	ANSX5	444	SXL4
036 ADL Q 121 SELX1 205 CNAX5 267 ORX7 347 ANSX7 446 SXL 037 ADL AQ 122 SELX2 206 CNAX6 270 TSB0 350 EAP0 040 ASX0 124 SELX4 271 TSB1 351 EAP1 450 STZ 041 ASX1 125 SELX5 211 CMK 272 TSB2 352 EAP1 450 STZ 044 ASX2 126 SELX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX3 127 SELX7 216 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX4 135 SELA 217 ORAQ 356 ANSA 446 STTC 446 STTC 446 STTC 446 STTC 446 STTC 445 STTC 457	035	ADL A	120	SBLXO	204	CNAX4	266	ORX6	346	ANSX6		
037 ADL AQ 122 SBLX2 206 CNAX6 447 SXL 040 ASX0 124 SBLX3 207 CNAX7 270 TSB0 350 EAP0 041 ASX1 125 SBLX5 211 CMK 272 TSB2 352 EAP2 451 SMI 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP2 451 SMI 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX3 127 SBLX7 216 CNAQ 275 ORA 354 STAC 454 STT 044 ASX4 217 CNAQ 276 ORA 355 ANSA 455 FST 045 ASX5 135 SBLA 222 LDX0 300 CANX2 361 ANX1 463 DFN	036	ADLQ			205	CNAX5	267	ORX7	347	ANSX7		
123 SBLX3 207 CNAX7 270 TSB0 350 EAP0 040 ASX0 124 SBLX4 271 TSB1 351 EAP1 450 STZ 041 ASX1 125 SBLX5 211 CMK 272 TSB2 352 EAP2 4,51 SML 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP2 4,51 SML 043 ASX3 127 SBLX7 216 CNAAQ 276 ORA 354 STAC 4,54 STT 044 ASX4 217 CNAAQ 276 ORA 356 ANSA 4,55 FST 045 ASX5 135 SBLA 277 ORAQ 356 ANSQ 4,56 STE 044 ASX4 137 SBLAQ 220 LDX0 301 CANX0 4,61 FME 046 ASX5 137	037	ADL AQ	122	SBLX2	206	CNAX6						
040 ASX0 124 SBLX4 271 TSB1 351 EAP1 450 STZ 041 ASX1 125 SBLX5 211 CMK 272 TSB2 352 EAP2 451 SMI 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 044 ASX4 217 CNAAQ 276 ORA 354 STAC 454 STT 044 ASX4 217 CNAAQ 276 ORA 355 ANSA 455 STT 045 ASX5 135 SBLA 277 ORAQ 356 ANSQ 456 STT 044 ASX6 136 SBLQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SBLAQ 221 LDX1 300 CANX1 360 ANX0 461 FME 050 ADB0<			123	SBLX3	207	CNAX7	270	TSBO	350	EAPO		•
041 ASX1 125 SBLX5 211 CMK 272 TSB2 352 EAP2 451 SMI 042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX3 127 SBLX7 216 CNAQ 275 ORA 354 STAC 453 LAC 044 ASX4 217 CNAAQ 276 ORQ 355 ANSA 455 FST 045 ASX5 135 SBLA 277 ORAQ 356 ANSQ 456 STE 046 ASX6 136 SBLQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SBLAQ 221 LDX1 300 CANX0 261 ANX1 463 DFM 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX3 4	040	ASXO	124	SBLX4,			271	TSB1			450	STZ
042 ASX2 126 SBLX6 215 CNAA 273 TSB3 353 EAP3 453 LAC 043 ASX3 127 SBLX7 216 CNAQ 275 ORA 354 STAC 454 STT 044 ASX4 217 CNAAQ 276 ORQ 355 ANSA 455 FST 045 ASX5 135 SBLA 217 CNAAQ 276 ORQ 355 ANSA 455 FST 045 ASX5 135 SBLA 277 ORAQ 356 ANSQ 456 STE 046 ASX6 136 SBLQ 220 LDX1 300 CANX0 461 FME 050 ADB0 140 SSX0 223 LDX3 302 CANX1 360 ANX3 470 FST 050 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX3 4	041	ASX1	125	SBLX5	211	CMK	272	TSB2				
043 ASX3 127 SBLX7 216 CNAQ 275 ORA 354 STAC 454 STT 044 ASX4 217 CNAAQ 276 ORQ 355 ANSA 455 FST 045 ASX5 135 SBLA 277 ORAQ 356 ANSQ 456 STE 046 ASX6 136 SBLQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SBLAQ 221 LDX1 300 CANX0 222 LDX2 301 CANX1 360 ANX2 456 STE 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFN 051 ADB1 141 SSX1 224 LDX4 303 CANX2 364 ANX2 470 FST 052 ADB2 142 SSX3 226 LDX6			126	SBLX6	215	CNAA						
044 ASX4 217 CNAAQ 276 ORQ 355 ANSA 455 FST 045 ASX5 135 SBLA 277 ORAQ 356 ANSA 455 FST 046 ASX6 136 SBLQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SBLAQ 221 LDX1 300 CANX0 222 LDX2 301 CANX1 360 ANX0 461 FMF 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFM 051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 470 FST 052 ADB2 142 SSX3 226 LDX5 304 CANX4 363 ANX3 470 FST 054 AOS 144 SSX3 226 LDX5			127	SBLX7								
045 ASX5 135 SELA 277 ORAQ 356 ANSQ 456 STE 046 ASX6 136 SELQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SELAQ 221 LDX1 300 CANX0 222 LDX2 301 CANX1 360 ANX0 461 FMP 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFN 051 ADB1 141 SSX1 224 LDX3 302 CANX3 362 ANX2 052 ADB2 142 SSX2 225 LDX5 304 CANX5 364 ANX4 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX5 367 ANX4 475 FAD 054 AOS 144 SSX4 227 LDX7 <t< td=""><td></td><td></td><td>•</td><td>·</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			•	·								
046 ASX6 136 SBLQ 220 LDX0 357 STCD 457 DFS 047 ASX7 137 SBLAQ 221 LDX1 300 CANX0 222 LDX2 301 CANX1 360 ANX0 461 FMF 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFN 051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX4 363 ANX4 475 FAL 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX5 477 DFA 055 ASA 145 SSX5 <t< td=""><td></td><td></td><td>135</td><td>SBLA</td><td></td><td>•</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			135	SBLA		•						
047 ASX7 137 SBL AQ 221 LDX1 300 CANX0 491 D10 050 ADB0 140 SSX0 223 LDX3 302 CANX1 360 ANX0 461 FMF 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFM 051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX4 363 ANX3 470 FST 054 AOS 144 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAL 055 ASA 145 SSX5 307 CANX6 365 ANX5					220		~/ /	er in te				
222 LDX2 301 CANX1 360 ANX0 461 FMF 050 ADB0 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFM 051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 361 ANX1 463 DFM 052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAL 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX5 477 DFA 055 ASA 145 SSX5 307 CANX7 366 ANX6 367 ANX7 500 RPL 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 505 BCD 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDC 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 513 FNE			-				300		זכנ	OTOD	471	DIST
050 ADBO 140 SSX0 223 LDX3 302 CANX2 361 ANX1 463 DFM 051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAL 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX7 477 DFA 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX6 477 DFA 055 ASA 145 SSX5 307 CANX7 366 ANX6 505 BCE 060 ADX0 233 RMCM 311 EAB0 371 EAP4									360	ANXO	161	EMD
051 ADB1 141 SSX1 224 LDX4 303 CANX3 362 ANX2 052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAD 054 AOS 144 SSX4 227 LDX7 306 CANX5 364 ANX4 475 FAD 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX4 475 FAD 055 ASA 145 SSX5 307 CANX7 366 ANX6 367 ANX7 500 RPL 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 370 EAP4 506 DIV 061 ADX1 150 ADB4 234 SZN <t< td=""><td>050</td><td>ADBO</td><td>1/0</td><td>SSXO</td><td></td><td></td><td></td><td></td><td>-</td><td></td><td>•</td><td></td></t<>	050	ADBO	1/0	SSXO					-		•	
052 ADB2 142 SSX2 225 LDX5 304 CANX4 363 ANX3 470 FST 053 ADB3 143 SSX3 226 LDX6 305 CANX5 364 ANX3 470 FST 054 AOS 144 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAD 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX3 470 FST 055 ASA 145 SSX5 207 LDX7 306 CANX6 365 ANX5 477 DFA 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 505 BCD 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N <tr< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>405</td><td></td></tr<>											405	
053 ADB3 143 SSX3 226 LDX6 305 CANX5 364 ANX4 475 FAL 054 AOS 144 SSX4 227 LDX7 306 CANX5 364 ANX4 475 FAL 054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX5 477 DFA 055 ASA 145 SSX5 307 CANX7 366 ANX6 367 ANX7 500 RPL 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 505 BCD 505 BCD 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 31					-	•					100	FOTD
054 AOS 144 SSX4 227 LDX7 306 CANX6 365 ANX5 477 DFA 055 ASA 145 SSX5 307 CANX7 366 ANX6 365 ANX6 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 505 BCE 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI V 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDC 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 513 FNE 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 376 ANQ 517	-											
055 ASA 145 SSX5 307 CANX7 366 ANX6 056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 505 BCD 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI V 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDO 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDO 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 376 ANQ 515 FCM 065 ADX6 155 SSA												
056 ASQ 146 SSX6 231 RSW 367 ANX7 500 RPL 147 SSX7 232 LDBR 310 EAB0 505 BCD 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB2 371 EAP5 507 DVF 062 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDO 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDO 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 376 ANQ 515 FCM					221						477	DF AD
147 SSX7 232 LDBR 310 EAB0 505 BCL 060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDC 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDC 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 513 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 067 ADX7 156 SSQ 241 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 377 ANAQ 51					221	RCW	507	CANA /			~~~	וחח
060 ADX0 233 RMCM 311 EAB1 370 EAP4 506 DI N 061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDO 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDO 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 513 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 377 ANAQ 517	050	ASQ					240		307	ANA'7		
061 ADX1 150 ADB4 234 SZN 312 EAB2 371 EAP5 507 DVF 062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 512 LDC 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 513 ENE 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 513 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 321 LCX1 401 MPF 520 RPT 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT	060		147	33.77					200			
062 ADX2 151 ADB5 235 LDA 313 EAB3 372 EAP6 063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDC 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 513 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 377 ANAQ 517 DFC 071 AWCA 242 ORSX3 322 LCX2 401 MPF 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT			150				-					
063 ADX3 152 ADB6 236 LDQ 315 CANA 373 EAP7 512 LDC 064 ADX4 153 ADB7 237 LDAQ 316 CANA 373 EAP7 513 FNE 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 515 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 157 ZAM 242 ORSX2 321 LCX1 401 MPF 525 FDI 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT											507	DVF
063 ADX3 152 ADB0 230 LDQ 315 CANA 575 EAF 7 513 FNE 064 ADX4 153 ADB7 237 LDAQ 316 CANQ 375 ANA 513 FNE 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCN 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 157 ZAM 242 ORSX2 321 LCX1 401 MPF 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT											512	LDCF
064 ADX4 195 ADX7 297 EDX2 910 OANQ 975 ANA 515 FCM 065 ADX5 154 SDBR 317 CANAQ 376 ANQ 515 FCM 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 520 RPT 157 ZAM 242 ORSX2 321 LCX1 401 MPF 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT	-	-										
060 ADX9 154 SDU1 S17 GANAQ 576 ANQ 517 DFC 066 ADX6 155 SSA 240 ORSX0 377 ANAQ 517 DFC 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 520 RPT 157 ZAM 242 ORSX2 321 LCX1 401 MPF 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DFT					251	LDAQ	-				515	FCMP
067 ADX7 156 SSQ 241 ORSX1 320 LCX0 067 ADX7 156 SSQ 241 ORSX1 320 LCX0 157 ZAM 242 ORSX2 321 LCX1 401 MPF 525 FDI 071 AWCA 243 ORSX3 322 LCX2 402 MPY 527 DET					2/0	ORSYO	517	CANAQ				
157 ZAM 242 ORSX2 321 LCX1 401 MPF 520 RPT 071 AWCA 243 ORSX3 322 LCX2 402 MPY 525 FDI							200		511	anaq		
071 AWCA 243 ORSX3 322 LCX2 402 MPY 525 FDI	067	ADX7							104		520	RPT
	004		157	ZAIVI								
072 AWUU 100 SDAU 244 UNSA4 323 LUA3 405 UWG 5272			160	SPYO								
	072	AWCW	100	JDAU	244	01374	323	LUNJ	405	UNG	2.01	

:

APPENDIX A - INSTRUCTIONS LISTED BY OCTAL CODE (Continued)

.

531 NEG	626 EAX6	706 TSX6	771 ARL
532 CAM 533 NEGL	627 EAX7	707 TSX7	772 QRL 773 LRL
535 UFS	630 RET	710 TRA	774 GTB
537 DUFS	633 RCCL 634 LDI	715 TSS 716 XEC	775 ALR 776 QLR
540 SBRO	635 EAA	717 XED	777 LLR
541 SBR1 542 SBR2	636 EAQ 637 LDT	720 LXL0	
543 SBR3	-	721 LXL1	
544 SBR4 545 SBR5	640 ERSXO 641 ERSX1	722 LXL2 723 LXL3	
546 SBR6	642 ERSX2	724 LXL4	
547 SBR7	643 ERSX3 644 ERSX4	725 LXL5 726 LXL6	
551 STBA	645 ERSX5	727 LXL7	
552 STBQ 553 SMCM	646 ERSX6 647 ERSX7	731 ARS	
554 STC1	04/ 110//	732 QRS	
557 SAM	650 STP4 651 STP5	733 LRS	
560 RPD	652 STP6	735 ALS 736 QLS	
565 FDV	653 STP7	737 LLS	
567 DFDV	655 ERSA 656 ERSQ	740 STX0	
573 FNO	657 SQU	741 STX1	
575 FSB 577 DFSB	660 ERX0	742 STX2 743 STX3	
	661 ERX1	744 STX4	
600 TZE 601 TNZ	662 ERX2 663 ERX3	745 STX5 746 STX6	
602 TNC	664 ERX4	747 STX7	
603 TRC 604 TMI	665 ERX5 666 ERX6	750 STC2	
605 TPL	667 ERX7	751 STCA	
607 TTF	670 TSB4	752 STCQ 753 SREG	
610 RTCD	671 TSB5	755 STA 755 STA	
613 RCU 614 TEO	672 TSB6 673 TSB7	755 STA 756 STQ	
615 TEU	675 ERA	757 STAQ	
616 DIS 617 TOV	676 ERQ 677 ERAQ	760 LBRO	
017 100	OTT ENAU	761 LBR1	
620 EAX0 621 EAX1	700 TSX0 701 TSX1	762 LBR2 763 LBR3	
622 EAX1	702 TSX2	764 LBR4	
623 EAX3 624 EAX4	703 TSX3 704 TSX4	765 LBR5 766 LBR6	
625 EAX5	705 TSX5	767 LBR7	

APPENDIX B INSTRUCTION TIMING

This appendix describes the instruction execution times for the 645 processor. The actual time for each instruction is also included in a table at the end.

BASIS FOR CALCULATION OF THE LISTED EXECUTION TIMES

The listed execution times are the <u>average</u> times for a pair of instructions and are determined from the conditions listed below which are considered the <u>general case</u>.

The pair is preceded and followed by instructions of the same type. The addresses are such that the memory cycles for the preceding instruction fetch and the memory cycles for the operands of the pair are overlapped. The address modification is register modification (for example R = Xn, AU, etc., but not DU, DL).

All necessary descriptor words for the appending operation are available in the associative memory. In the case of store instructions, the "written bit" of the page table word does not have to be set.

The <u>average</u> execution time for an instruction pair is defined as the time interval between the start of address preparation for the <u>even</u> instruction of the pair, and the start of address preparation for the <u>even</u> instruction of the next pair:

Average Execution Time = (Execution Time of Pair) divided by (2)

There are five <u>exceptions</u> to the definition of <u>average</u>. The listed execution times reflect these five exceptions. The exceptions are:

Short load type instructions including LDA, LDAQ, ADA, ADAQ. Any
instruction which requires an operand to be loaded from core, and for
which the required operations unit execution time is less than 1.35 microseconds. When the memory cycle for the preceding instruction fetch, and
the memory cycles for the operands of the pair are not overlapped, the
execution time for a short load type is 1.5 microseconds.

- 2. Store types such as STA, STAQ, FST, DFST, AOS, ASA etc. Any instruction which alters the contents of a core location is a store type instruction and the listed execution time specified reflects the following conditions:
 - a. The store type instruction is preceded by a short load type instruction (for example, LDA - STA; LDAQ - STAQ; LDA - ASA).
 - b. Items 2, 3, 4 and 5 of the general case apply.

The listed execution time is calculated as follows:

Store Type Execution Time = (Execution Time of Pair) -(Execution Time of Load Type)

- 3. Long load types (for example, FAD, FMP, MPS) Any instruction for which the required operations unit execution time is greater than 1.35 microseconds is a long load type instruction. For a string of these instructions, the address preparation time and instruction fetch time are less than the operations unit time. The listed execution time is the time interval between the start of the operations unit operation for one long load type and the next long load type instruction.
- 4. Control types (for example, TRA, TNC, XEC) Any instruction that fetches another instruction to be executed is a control type instruction. The listed execution time is the time interval between the start of address preparation for the control type instruction and the start of address preparation for the next instruction to be executed.
- 5. Base types (for example, LBR_n , SBR_n , EAP_n , etc.) Any instruction which changes or stores a base register (ABR $_{0-7}$), the descriptor segment base register or the associative registers is a base type instruction. The listed execution time is the time interval between the start of address preparation of the next base type plus one-half of the instruction address preparation time.

ADDRESS MODIFICATION AND APPENDING OPERATION TIMES

The instruction execution time should be increased by the following factors for address modification and appending operations:

1.	MOD R (R = Xn, AU, etc.):	add nothing
2.	MOD R ($R = DU$, DL) :	add nothing
3.	MODIR, RI :	add 2 microseconds for each indirection; add 2.3 microseconds for each ITS, ITB indirection.
4.	MOD IT :	add 2 microseconds if the contents of the indirect word are not changed, add 2.7 microseconds if the contents of the indi- rect word are changed.
5.	Appending Word Fetch :	add 1.6 microseconds for a DSPTW, SDW, or PTW fetch.

INSTRUCTION SEQUENCE TIMES

When an instruction sequence contains one or more instructions whose timing factor is an exception to the average execution time, these additional times must be added to the calculated average execution time of the sequence. Cases which need additional time factors are:

- 1. A transfer to or from a long load type instruction.
- 2. An instruction at location n (n even) modifies an instruction at n + 1, n + 2, n + 3, or an instruction at n (n odd) modifies an instruction at location n + 1, n + 2.
- 3. An instruction at location n (even or odd) modifies a register needed for the address modification of an instruction at location n + 1, n + 2.
- 4. Entry into a fault routine.

<u>Alphabetical List of Instructions with</u> <u>Timing and Page Numbers</u>

MNEMONIC PAGE TIMING IN usec	MNEMONIC PAGE TIMING IN usec	MNEMONIC PAGE TIMING IN usec
ADA 2-29 1.67 ADAQ 2-29 1.87 ADB ₀₋₇ 2-24 3.31 ADE 2-51 1.67 ADL 2-34 1.67 ADLA 2-31 1.67 ADLA 2-32 1.87 ADLQ 2-32 1.67 ADL χ_{0-7} 2-33 1.67 ADL χ_{0-7} 2-30 1.67 AD χ_{0-7} 2-30 1.67 ALR 2-28 1.47 ALS 2-26 1.47 ANA 2-64 1.67 ANAQ 2-64 1.67 ANAQ 2-64 1.67 ANSA 2-65 3.73 ANSQ 2-35 3.73 ANSQ 2-35 3.73 ANSX ₀₋₇ 2-31 3.74 ASQ 2-31 3.74 ASQ 2-31 3.74 ASX ₀₋₇ 2-31 3.73 AWCA 2-33 1.67 AWCQ 2-33 1.67 BCD 2-89 3.71	$\begin{array}{llllllllllllllllllllllllllllllllllll$	LBRO-7 2-20 2.92 LCA 2-10 1.67 LCAQ 2-11 1.87 LCQ 2-11 1.67 LCXO-7 2-11 1.67 LDA 2-7 1.67 LDA 2-7 1.87 LDB 2-20 6.88 LDBR 2-21 2.92 LDCF 2-21 3.73 LDE 2-47 1.67 LDI 2-9 1.67 LDI 2-9 1.67 LDI 2-9 1.67 LDI 2-8 1.67 LDT 2-8 1.67 LDXO-7 2-8 1.67 LLR 2-28 1.47 LLS 2-26 1.47 LRS 2-26 1.47 LRS 2-25 1.47 LRS 2-25 1.47 LRS 2-25 1.47 LRS 2-25 1.47 LRS 2-25 1.47 LRS 2-26 1.67 MME ₁ -4 2.92 2.0 MPF 2-43 7.09 MPY 2-43 7.09 NEG 2-46 1.51 NOP 2-109 1.47
BCD $2-89$ 3.71 CAM $2-89$ 1.99 CANA $2-78$ 1.67 CANAQ $2-78$ 1.67 CANQ $2-78$ 1.67 CANQ $2-78$ 1.67 CANXO-7 $2-79$ 1.67 CIOC $2-90$ 1.35 CMG $2-76$ 1.67 CMK $2-77$ 1.63 CMPA $2-72$ 1.67 CMPAQ $2-74$ 1.87 CMPQ $2-73$ 1.67 CMPXO-7 $2-75$ 1.67 CNAA $2-80$ 1.67 CNAQ $2-80$ 1.67 CNAQ $2-80$ 1.67 CNAXO-7 $2-80$ 1.67 CWL $2-75$ 1.68	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

(Revised September 14, 1970)

(Revised September 14, 1971)

B**-**5

APPENDIX C -- ASCII CHARACTER SET

First Two Digits of Octal Representation of the Character			Last 0	Digit 1	of Oct 2	al Rep 3	resent 4	ation 5	of Cha 6	racter 7
		0	(NUL)							BEL
Control)1	BS	HT	NL	٧T	NP		RRS	BRS
Characters	ነ –)2			HLF		HLR			
)3								
)4	space	!	11	#	\$	%	&r	1
)5	()	*	+	,	-	•	/
)6	0	1	2	3	4	5	6	7
)7	8	9	:	;	<	=	>	?
	1	0	6	Α	В	С	D	E	F	G
Language	$\begin{cases} 1 \end{cases}$	1	Н	1	J	К	L	М	N	0
Characters	1	2	Р	Q	R	S	Т	U	V	W
	1	3	X	Y	Z	[\mathbf{X}]	^	-
	1	4	`	a	b	с	d	е	f	g
	1	15	h	i	j.	k	1	m	n	o
	1	16	р	q	r	s	t	u	v	w
	ζ_1	17	×	у	z	{		}	\sim	PAD

Multics Implementation of ASCII Character Set

Control Character Definitions

- BEL Sounds an audible alarm.
- BRS Black ribbon shift. Character code 017 (ASCII-SI) is used for this function.
- BS Move carriage back one column. (Implies overstriking, not erasing).
- HLF Half-line forward feed. Character code 022 (ASCII-DC2) is used for this function.
- HLR Half-line reverse feed. Character code 024 (ASCII DC4) is used for this function.
- HT Horizontal tabulate. Move carriage to next horizontal tab stop. (On variable tab machines, the default tab settings are at columns 11, 21, 31, etc.)
- NL New line. Move carriage to left edge of next line. Character code 012 (ASCII-LF) is used for this function.

- NP New page. Character code 014 (ASCII- FF) is used for this function.
- NUL This character is treated exactly as PAD. It is used in an "edited" output mode by the operating system. In normal output mode it is considered a "not-used" character, and printed with an octal escape sequence. This character cannot appear in a canonical character string.
- PAD Padding character. Character code 177 (ASCII- DEL) is used for this function. This character cannot appear in a canonical character string.
- RRS Red ribbon shift. Character code 016 (ASCII-SO) is used for this function.
- VT Vertical tabulate. (On variable tab machines, the default tab settings are at lines 11, 21, 31, etc.) This character cannot appear in a canonical character string.

The following ASCII control characters are not used:

SOH	001	STX	002	ETX	003	EOT	004	ENQ	005	ACK	006
CR	015	DLE	020	DC I	021	DC3	023	NAK	025	SYN	026
ETB	027	CAN	030	EM	031	SUB	032	ESC	033	FS	034
GS	035	RS	036	US	037						

APPENDIX D - SCU/RCU SUMMARY

The SCU instruction is used to store data needed for restoring a processor to the precise point of interruption after a fault or interrupt has been serviced. The RCU instruction is used to restore the processor status. SCU and RCU allow an instruction to be interrupted in mid-execution.

A total of three double-words is used by the SCU/RCU instructions. See next page. The SCU instruction actually stores 203 bits of information. The remaining 13 bits are not used; they are indicated by X on the next page. The RCU instruction restores only 168 bits. (The 35 bits used by the SCU but ignored by the RCU are indicated by * on the next page.)

To facilitate definitions and descriptions, the SCU/RCU data is grouped into the following functional classes:

- 1. Control Unit Status
 - a. Cycle flags: PL, PA, PZ, PT, PN
 - b. Repeat modes flags: RF, FT, FD, FL
 - c. Execute Double mode flags: XDO, XDE
 - d. Segmentation flags: $ESTR_{0-3}$, $OSTR_{0-3}$, ITS, ITB
 - e. Mode of Execution flags: M/S, MASF, ABS (included in IR)
 - f. Control tag register: CT₀₋₅
 - g. Auxiliary flags: IC, TRZ
- 2. Computed address.
- 3. Registers TBR, PBR, IR, ICTC, IE, IO
- 4. Software assisting status
 - a. Appending subcycles: DSPTW, SDW, PTW
 - b. Fault code
 - c. Processor number
 - d. Illegal procedure fault type: a-e
 - e. Auxiliary indicators: EA, PEO



Format of the SCU Data

CONTROL UNIT AND APPENDING UNIT STATUS

Cycle Flags

- PI This flag defines the cycle during which an address derived from the instruction counter (ICTC) is prepared for instruction fetch. This does <u>not</u> include instruction fetch due to transfer, return, execute or execute double.
- PA This flag defines the cycle during which an address (or a direct operand) is prepared as specified by the original address and tag fields of an instruction. If it is a direct instruction (e.g., NEG, CAM, RPT shifts) or a direct operand (DU or DL) then no memory access request will be made. If it is not direct but the modifier is R, a request will be made for an indirect word and address modifications will proceed when the latter is received.
- PZ This flag defines the cycle during which an address is prepared as specified by the address and tag fields of an indirect word and the immediately preceding tag was IR or RI. If the new tag is R or IT (other than fault tag), the preparation is for an operand. If the new tag is RI or IR, a request will be made for a further indirect word.
- PT This flag defines the cycle during which an address is prepared as specified by the address and tag (only for DIC or IDC) fields of an indirect and tally word (and the tag of the immediately preceding IT tag). The alteration of the tally word (for tags other than I and CI) took place previously. In cases other than DIC and IDC the preparation is for an operand. In the case of DIC and IDC, further indirection is possible depending on the new tag.
- PN This flag defines the cycle during which address modification tags are ignored and the indirect address becomes the effective address. This cycle is employed in two cases. One is in the Return mode (RET and RTCD)

after the new ICTC has been received and the address for the instruction fetch is to be prepared. The other case is the operand from repeated instruction (under RPT and RPD) with RI modifier. In this case only R=N is allowed in the indirect word.

The cycle flags field may be viewed as a one out of five code. One and only one bit must be set to 1. The one exception is interrupts and restorations to the DIS state which may be made with all flags reset, or with PA alone set.

Repeat Modes Flags

- RF This flag defines the period extending to the end of the first address preparation cycle of the repeated instruction in the Repeat or Repeat Link mode, or to the end of the first address preparation cycle of the odd repeated instruction in the Repeat Double mode. Address preparation during the first execution of a repeated instruction follows a different formula than during subsequent executions.
- FT This flag indicates that the processor is in the Repeat mode. It is set following a RPT instruction and reset when a prespecified terminate condition is met, or the abort sequence is entered due to a fault or an external interrupt.
- FD This flag indicates that the processor is in the Repeat Double mode. It is set following a RPD instruction and reset when a prespecified terminate condition is met, or the abort sequence is entered due to a fault or an external interrupt.
- FL This flag indicates that the processor is in the Repeat Link mode. It is set following a RPL instruction and reset when a prespecified terminate condition is met, or the abort sequence is entered due to a fault or an external interrupt.

The RF flag may be set to 1 only if one of the Repeat modes is in effect. No more than one Repeat mode may be set to 1 at any given time.

Execute Double Mode Flags

- XDE This flag is set following a XED instruction encountered in an even location. It remains set until one of the XED'ed instructions causes a transfer of control, or all XED'ed instructions have been executed and the odd instruction, which follows the XED in program sequence, is about to be executed.
- XDO This flag is set following a XED instruction encountered in an odd location. It remains set until one of the XED'ed instructions causes a transfer of control, or all XED'ed instructions have been executed and the even instruction, which follows the XED in program sequence, is about to be executed.

XDE and XDO are interlocked so that no more than one may be on at a time, even though one XED may bring in another XED as the odd member of the pair. XDE or XDO will indicate the location of the original XED.

Segmentation Flags

During PI cycles, segmentation is carried out according to PBR if the absolute indicator is off. No segmentation takes place during PI if the absolute indicator is on. However, during PA or PZ or PT or PN cycles, the following flags define how segmentation is carried out:

- ITS This flag is set to 1 when an ITS modifier is encountered and remains set until an ITB modifier is encountered subsequently, or address modification is completed. When ITS is set, segmentation is carried out according to TBR. The following flags are significant only if ITS is reset.
- ITB This flag is set to 1 when an ITB modifier is encountered and remains set for the duration of the PZ cycle corresponding to the indirect word adjacent to the ITB word. This flag allows an internal base, if one is specified, to be added to the indirect address.

- ESTR₀₋₂ The even segment tag register contains a pointer to one of eight ABR's (address base registers). The pointer is loaded from the three most significant bits of the original address of an even instruction, or from an ITB word encountered during address modification for an even instruction.
- ESTR₃ This bit is set to 1 if bit 29 of the original even instruction was 1, or if an ITB modifier has been encountered during address modification for an even instruction.

 $OSTR_{0-2}$ Similiar to $ESTR_{0-2}$ for an odd instruction.

OSTR₃ Similiar to ESTR₃ for an odd instruction.

The ITS and ITB flags shoud not be set to 1 concurrently.

The Mode of Execution Flags

- M/S The Master/Slave flag represents the class of the most recent active instruction. When in Absolute or temporary Absolute, it is arbitrarily set to Master (1). (Absolute mode addressing is Master mode execution by definition).
- MASF This flag defines the temporary Absolute mode, which begins when the processor forces the XED for the fault vector or issues the execute interrupt command to the memory controller, and ends when the Execute Double mode terminates.

Control Tag Register

CT₀₋₅ - The control tag register is used to store IT or IR modifiers during address modifications. Once an IT or IR modifier has been encountered, a definite pattern is established for further indirection. Since the tag of the incoming indirect word replaces the previous tag in the tag field of the instruction register, it is necessary to hold IT or IR modifiers in a special register. If $CT_0=0$, then an IT or IR modifier has been encountered and the modifier in the tag field of the instruction register (R or RI) controls address preparation.

Auxiliary Flags

IC - This flag denotes whether current address modifications are for the even member (0) or the odd member (1) of the instruction pair. Also, the least significant bit of the instruction counter (i.e., ICTC₁₇) indicates whether the active instruction is odd (1) or even (0). Normally ICTC₁₇ and IC represent the same state, however, in the Execute Double mode ICTC₁₇ corresponds to the location of the original XED instruction whereas IC will correspond to the XED'ed instructions.

In the case of faults other than groups 5 and 6, the IC flag has no meaning; however, ICTC will point to the active instruction for group 3 and 4 faults. If this happens in the Execute Double mode, IC will point to the faulting XED'ed instruction.

TRZ - When certain IT words are altered, the tally may reach zero. This should be reflected by the Tally Runout indicator when the execution of the instruction is completed. During the remainder of the address modification process, a flag is set to 1 to indicate that the new tally was zero ($RS_{0-11}=0$).

COMPUTED ADDRESS

This is the address calculated according to the rules imposed by the particular type of cycle and/or the history of address modifiers before any relocation takes place.

During normal PI cycles (PI $\cdot \overline{XDE}$) the address is computed according to the following formula:

|CT + 1| if $|CTC_{17} = 1$ or |CT + 2| if $|CTC_{17} = 0$

During PI cycles intended to refetch an odd instruction due to XED in the even location (PI • XDE) the formula is:

|CTC + 1|

The following terms will be defined in order to present the formulae for address computation for operand or indirect word fetch:

Y	The most recent address field of the instruction or indirect word held by IE_{0-17} or $I0_{0-17}$
Δ ₁	The delta specified by certain IT words.
Δ ₂	The delta specified by RPT or RPD.
А	Bit 8 of RPD (a binary coefficient).
В	Bit 9 or RPD (a binary coefficient).
Х	$x_1 - x_7$
D	A binary coefficient, which is equal to 0 if the register designator is N, DU, DL. The binary coefficient is equal to 1 for other designators.
TAG	The most recent tag of the instruction or indirect word held by IE_{30-35} or IO_{30-35} .

The address remains unchanged (i.e., equal to Y) in the following cases:

1

PT (PA+PZ)&(TAG=IR) PN PN&(FL&RF)

In the case of PT certain computations may have taken place in the preceding PR cycle. In particular,

$$Y - \Delta_{1} \quad \text{if} \quad CT_{2-5} = SD$$

$$Y - 1 \quad \text{if} \quad CT_{2-5} = DI \quad | \quad DIC$$

$$CT_{2-5} = SCR \text{ and } old \ C_{f} = 0$$

The address is computed according to

 $(PA | PZ) \& (TAG=R | RI) | PZ \& (CT_{0-1} = IR) (TAG=R | IT)$ D&C(R) v I when The address is computed according to PA (FT FD FL)&RF y | C(X) when The address is computed according to $C(X) | \Delta_2$ PA&FT&RF when The address is computed according to $C(X) | A \otimes \Delta_2$ PA&IC&FD&RF when The address is computed according to C(X) | В&Д PA&I C&F D&RF when

Also, during any PA if bit 29 of the instruction word is 1, or during PZ if ITB = 1, if the selected ABR is designated as internal its address field will be added to the relative address.

The computed address stored by a SQU for a group 5 or 6 fault will be in accordance with one of the above formulae. In the case of a Fault Tag 1-3 encountered in RI or IR indirect word, however, it will be the address computed in the previous cycle (i.e., the relative address of the word containing the Fault Tag). Also, in the case of a parity error encountered in an

RI, IR, or IT indirect word, the address is that of the word containing the parity error.

REGI STERS

<u>Temporary Base Register (TBR)</u>

During any address preparation cycle the effective pointer is placed in TBR. If ITS = 0, then TBR contains either PBR or one of the eight ABR's. If ITS = 1, then TBR contains the pointer which was brought in by the ITS pair. The TBR captured by a SOU for a group 1-4 fault is not necessarily the one involved in the fault.

During the cycle restored by the RCU, the effective pointer is generated again and placed in TBR. Therefore, if ITS = 0, then TBR is superfluous in the RCU.

The Procedure Base Register (PBR)

The PBR captured by the SCU defines the active procedure which generated the fault, except for groups 1 and 2.

In general, the RCU must contain a valid PBR.

The Indicator Register (IR)

 $C(Y+3)_{25}$ will contain the state of the Tally Runout indicator prior to address modification of the SQU instruction (for Tally operations). Following the RQU the Tally Runout indicator will reflect $C(Y+3)_{25}$ regardless of what Tally is generated by address modifications of the RQU instruction.

The indicators stored by a SCU following a group 5 or 6 fault represent the proper state. However, certain indicators may have changed due to an operation executed with an operand having a parity error.

Only the Absolute indicator is initialized (to the off state). Other

indicators may assume either state in a SCU following a group 1 fault.

The Instruction Counter (ICTC)

The ICTC stored by a SQU following a fault in PI represents the last successfully executed instruction. In general, for a group 3 to 6 fault, the ICTC points to the active instruction. In the Execute Double mode, the original XED is defined as the active instruction. In the Repeat modes, the current repeated instruction is defined as the active instruction.

The ICTC is not initialized; consequently, a group 1 fault may cause any random number to appear in ICTC. The ICTC stored due to a Lockup and Op Not Complete may be 0, 1, or 2 greater than that of the faulting instruction.

Even and Odd Instructions

The instruction pair stored by the SQU is irrelevant for faults which occur during the PI address preparation cycle. For other faults in group 4 to 6 the active instruction is one of the pair as determined by $ICTC_{17}$, or by IC in the Execute Double mode. The address field (0-17) contains the original address of the most recent indirect address. The Op Code field and control bits (18-29) contain the original values. The tag field (30-35) contains the original tag or the most recent indirect tag except during the repeat modes, where the original tag is maintained.

For group 3 faults, the instruction pair may be irrelevant in the normal mode. However, in Execute Double mode the active pair is captured by the SQU. In normal mode PBR and ICT may be used to refetch the faulting instruction.

CODES

Illegal Procedure Type - A one out of five code identifies the type of violation causing the illegal procedure fault. The violations are: a) privileged instruction in slave (PIF); b) locked base

in slave (LBF); c) illegal op codes (IOC); d) out of bounds (OOB); e) access violations (AVF). The last two may occur concurrently.

- DSPTW, SDW, PTW These flags give the location of a directed fault or an illegal descriptor as the descriptor segment page table word, or the page table word. Also, DSPTW or SDW indicates an out of bounds pointer, and PTW or none of the three indicate an out of bounds relative address. These bits are also valid during parity faults.
- Fault Code The fault code is included for use by the Trouble Fault reoovery routine. It identifies the fault vector, which the processor was attempting to execute when trouble occurred.
- Processor Number The processor number identifies each processor in a multi-processor system for purposes of Test and Diagnostic routines and machine checks due to hardware-generated faults.
- Auxiliary Indicators The EA flag indicates whether a group 5 or 6 fault was encountered during address preparation for an operand (1) or an indirect word (0). The PEO flag indicates a parity error in the operand.

Hardware Flags - Allowable Codes

The following table is a summary of the codes allowed to represent the various groups of hardware status.

Flags	Allowable Codes
PI-PA-PZ-PT-PN	1 out of 5
XDE-XDO	00, 01, 10
IC	0, 1
FT-FD-FL	000, 1 out of 3
RF	0, 1 with FT FD FL=1
ITS-ITB	00, 01, 10
M/S	0,1
MASF	0, 1 with forced XED
OSTR0-3	any
ESTR ₀₋₃	any
ITR	0,1
СТ ₀₋₅	any except 100010 (undefined IT)

VALIDITY OF SCU DATA

The following is a summary of the validity of SOU data for various fault situations.

The effective pointer ("TBR") and the relative address ("Computed Address") are valid for faults in groups 5 and 6. The "Software-assisting Status" is valid for specific group 5 faults, except the fault code and processor number, which are always valid. The validity of other data is tabulated below.

	Hardware Status	PBR	I CT	IR	IE/10
Group 1	a	0	0	a	DI S/DI S
Group 2	0	1	b	0	0
Group 3	с	1	1	1	с
Group 4	с	1	1	d	с
Group 5	1	1	1	1	1
Group 6 or Interrupts	1	1	1	1	1

- 1 **-** Valid
- 0 Invalid or questionable
- a Some initialized, some don't care
- b 1CTC + 0, 1, 2
- c If XDE | XDO | FL | FT | FD = 1, then IC, RF and IE, IO are valid. Otherwise, invalid.
- d May be invalid due to operand parity error

SCU MODIFICATIONS

Fault Tag 2

The following discussion illustrates the modifications to the SOU data, required prior to the ROU, in the case of Fault tag 2 employed in the linking process.

Fault Tag 2 may be encountered in any one of four types of words. The exact type may be determined from the SCU data, stored in Y through Y+5, as follows:

- 1. The instruction word. In this case $PA=C(Y+1)_{27} = 1$.
- 2. An indirect word under control of IT with DIC IDC modifier. In this case $PT=C(Y+1)_{29} = 1$.
- 3. An odd indirect word under control if IR RI modifier. In this case $PZ=C(Y+1)_{28} = 1$ and $C(Y+1)_{17} = 1$.
- 4. An even indirect word under control of |R|R| modifier. In this case, $PZ=C(Y+1)_{28} = 1$ and $C(Y+1)_{77} = 0$.

The actions taken for cases 1 to 3 will not be discussed here. It is assumed that linking is desired for case 4; that implementation is described below.

The linker can determine the segment and address of the word containing the Fault tag from TBR=C(Y)₀₋₁₇, and the computed address = $C(Y+1)_{0-17}$, respectively. The address field of this word contains a pointer to the call name. The linker will find the segment number for the call name and use it

to form an ITS pair. The ITS pair will be stored in the location of the Fault Tagged word and the adjacent word.

Alternately, the pointer to the call name may be obtained from the address field of the active instruction in the SCU data. If $IC=C(Y+1)_{23}=0$, the active instruction is the even one, and the pointer is $C(Y+4)_{0-17}$. If $IC=C(Y+1)_{23}=1$, the active instruction is the odd one, and the pointer is $C(Y+6)_{0-17}$.

Next, the SQU data must be modified so when used by the RQU, the processor will refetch the word pair now containing the ITS. Only the address and tag field of the active instruction need be altered. The address of the Fault Tagged word, i.e., the computed address = $C(Y+1)_{0-17}$, must be stored in the address field of the active instruction, which is in $(Y+4)_{0-17}$ if $IC=C(Y+1)_{23}=0$, or in $(Y+5)_{0-17}$ if $IC=C(Y+1)_{23}=1$. The tag of the active instruction, which is stored in the address field of $(Y+4)_{30-35}$ if IC=0, or $(Y+5)_{30-35}$ if IC=1, must be RI, N for which the code is 010000.

Since the Fault Tagged indirect word was replaced by an ITS pair, no trap will occur on successive executions. The following illustrates an encounter with Fault tag 2 in an even indirect word under control of IR or RI modification.



Skip to the Next Instruction - Group 5 Faults

In certain cases of group 5 faults, it is necessary to modify the SQU data so that the RCU, which follows the fault-initiated routine, resumes execution following the faulting instruction. This action is likely to take place in the case of MME's and DRL, and perhaps in the case of certain Fault Tags.

It is assumed that if the fault occurred in the normal mode due to an instruction specified by ICTC, the return will be to the instruction specified by ICTC+1. If the fault was encountered in an even XED'ed instruction, the return will be made to the odd XED'ed instruction. If the fault was encountered in the odd XED'ed instruction return will be to the instruction which follows the XED. Due to programming restrictions these faults should not occur in the Repeat modes. This can be tested by ascertaining that FD|FT|FL = 0 in the SQU data.

The technique for modifying the SCU data turns out to be rather simple. If the faulting instruction is even, i.e., $IC = C(Y+1)_{23} = 0$, then zeros must be inserted in the positions corresponding to PZ, PT, PN, PI (bits 28, 29, 19, 18 of Y+1); and ones must be inserted in the bit positions corresponding to IC, PA (bits 23, 27). If the faulting instruction is odd, i.e., IC=1, then zeros must be placed in the bit positions corresponding to PA, PZ, PT, PN; and a one must be placed in the bit positions corresponding to PI. In either case, zeros must be placed in the bit position corresponding to ITS, ITB (bits 26, 27 of Y) and CT_0 (bit 30 of Y+1).

If a tally operation occurred during address modifications for the faulting instructions, and the instruction is considered complete when the fault is recognized (e.g., MME's, DRL), the Tally Runout indicator will reflect the new state. However, if the faulting instruction is not considered complete when the fault is recognized (e.g., Fault Tag), the state of the tally is saved by the ITR bit, $C(Y)_{30}$ and is not reflected by the indicator. If the instruction is resumed, the hardware will transfer the state of ITR to the indicator. However, if the process is returned to the instruction following
the faulting instruction, the ITR bit should be reset to zero by the software.



Illegal Memory Command

In general, this fault is interpreted as an illegal request by the processor for action of the system controller. If the validity of the request can be determined within the processor, then the trap is handled via other faults (i.e., 635 and 635/645 compatibility). However, one violation is detected by the system controller, namely, when a processor (in the Master mode) has issued a connect to a channel that is masked off (by program or switch). In this case, the connect is not sent to the designated channel, and the processor is notified of the illegal action. The clock request to memory that doesn't have a clock results in an illegal memory command. These are the violations which will cause the illegal memory command fault in the 645.

The location of an invalid CIOC instruction is given by ICTC and PBR of the SCU data.

It is desirable for the fault handling routine to have the location of the CIOC operand. This word (considered as the connect word by the GIOC, or the PCW by the Drum) was used by the system controller to determine the designated channel (the decode of bits 33-35). At the present time, the hardware does not save the effective address and the effective pointer,

corresponding to this word. Therefore, the burden of tracing through the CIOC instruction is on the fault handling routine.

Memory Parity Error

Additional information is provided with the SCU data of parity faults to help identify the type of word containing the parity error and its location. If the parity error occurred in a DSPTW, SDW, or PTW a one would be placed in '(Y) $_{33-35}$ of the SCU data as follows:

DSPTW --- (Y)₃₃ SDW --- (Y)₃₄ PTW --- (Y)₃₅

If the parity error occurred in the operand, then a one is placed in (Y)₂₉ (PEO). It may be quite difficult to determine the location of the operand since the SCU does not contain the effective address and pointer in this case. Furthermore, the faulty operand had already been used in the operation, which might have altered a register used in its address preparation. No simple solution is offered for this problem. The problem is also complicated in the cases of XEC and XED, since these operations involve more than one operand each.

If the appending words and the operand were eliminated as parity candidates, i.e., $(Y)_{29} = (Y)_{33-35} = 0$ in the SCU, then the error is in an indirect word, or in the instruction word, whose location is defined by ICTC and PBR. If ICT is even, the parity error could be in either the even or the odd instruction word, or both. If PT = 1 in the SCU, the parity error occurred in an IT type indirect word whose location is given by the computed address and the TBR of the SCU (if the word were of the RAR type, the parity error may no longer exist).

If PZ = 1 in the SCU data, the parity error occurred in an IR RI type indirect word. The address of the indirect word containing the parity error is given by the computed address of the SCU data. If this address is odd, then the pointer (i.e., segment number) is given by TBR of the SCU data. However, if the address is even, then the pointer is not available in the SCU data if the

D-18

parity error occurred in an ITS or an ITB pair. Consequently, if ITS | ITB = 1, in the SCU data, the fault handling routine must trace through the instruction to derive the effective pointer. If PN = 1 and FT | FD = 1 in the SCU data, the parity error occurred in an RI type indirect word in a repeated instruction. If PN = 1 and FT | FD = 0, then the parity error is in the word containing ICTC, etc., during the execution of RET or RTCD. ¢

This appendix contains descriptions of the segment descriptor word (SDW), the page table word (PTW), and the descriptor segment page table word (DSPTW).

FORMAT OF SEGMENT DESCRIPTOR WORD (SDW)

Each SDW has an address field pointing to the origin of a segment or its page table. The SDW also has size and control information about the segment which it describes. The SDW has the format shown below.



2. Bits 30-32 are treated as a special field. If there is a directed fault, they contain the fault code. If there is no fault, they contain information as shown in the illustration. <u>Bits 0-17, Address</u> - The address field contains the high-order 18 bits of a 24-bit address. It is the absolute address of either the origin of a segment being accessed or the segment page table if the segment being accessed is paged. This address is 0 modulo(64) for 64-word blocks of unpaged segments, 0 modulo(1024) for 1024-word blocks of unpaged segments, and 0 modulo(64) for page tables.

<u>Bit 18</u> - Not used.

<u>Bits 19-26</u>; <u>Size</u> - These bits contain the number of pages in the segment if paged; or the number of blocks if not paged.

<u>Bit 27, Descriptor</u> - Indicates block or page size: 0 = 1024 1 = 64

<u>Bit 28</u> - Indicates paging: 0 = paged 1 = non-paged

Bit 29 - Not used.

- <u>Bit 30</u> Indicates permission to write when in Slave mode: 0 = may <u>not</u> be written into in Slave mode 1 = may be written into in Slave mode (see bits 33-35)
- <u>Bit 31</u> Indicates permission to access the segment of page table: 0 = access may be made <u>only</u> in Master mode 1 = access may be made in either Slave or Master (see bits 33-35)
- Bit 32 Used only when bit positions 33-35 indicate a directed fault.

<u>Bits 33-35, Class bits</u> - These are called class bits because they classify th the type of segment.

Bits 33-35 of the SDW are interpreted as follows:

30	31	32	33	34	35	Meaning
Х	Х	Х	0	0	0	Directed Fault xxx; the code
						which is in bit positions
						30-32
			0	0	1	Data Segment Only
			0^ ;	1	0	Slave procedure
			0	1	1	Execute-Only
			1	0	0	Master Procedure
			1	0	1]	
			1	1	0	These codes constitute
			1	1	1	an illegal descriptor

If bit positions 33-35 contain a fault code, the number of the fault code is contained in positions 30-32.

FORMAT OF PAGE TABLE WORD.

Each page table word (PTW) contains an address field which points to the origin of the block in core memory to which the corresponding page of the segment is assigned. Each word also contains a control field. The word has the following format:



<u>Bits 0-17, Address</u> - The address field contains the high-order 18 bits of a 24-bit address. This address is 0 modulo(64) for 64-word pages or 0 modulo(1024) for 1024-word pages.

<u>Bits 18-24</u> - Not used.

<u>Bits 25-35, Control Bits</u> - In the control field, bits 30-35 have the same meanings as they do in the SDW, except that they apply to the page. Bit positions 25 and 26 are used to indicate page use. The control bit positions for the PTW are summarized in the following illustration.



Bit 25 - Indicates whether the page has been referenced (used):

0 = not yet referenced 1 = has been referenced

<u>Bit 26</u> - Indicates whether the page has been written into (modified):

0 = not yet written into

1 = has been written into

<u>Bits 27-29</u> - Not used

<u>Bits 30-35</u> - These bit positions have the same meaning as those in the segment descriptor word already described.

FORMAT OF DESCRIPTOR SEGMENT PAGE TABLE WORD (DSPTW)

The format of a DSPTW is the same as that for a PTW. The processor ignores the contents of bits 25 and 26 of a DSPTW.

E-4

APPENDIX F SEGMENT AND PAGE ACCESS RIGHTS

The 645 processor possesses a set of access rules which are applied to each word referenced in a segment. The settings of control bits in the SDW and PTW are used to determine the access rights. For each reference, access is determined by the value of the control bits for both the referenced segment and the segment being executed. The following table lists the possible control bit settings and summarizes the corresponding access rights.

Current Procedure Mode	Control Bits in SDW or PTW of Segment Being Accessed				Access Permitted Non- <u>Transfers</u> Transfers			
mode	being Accesse	iu.		1 4131	013	Same Segment	Different Segment	
	Class (Bits 33 - 35)	Access (Bit 31)	Write (Bit 30)	Read	Write	TBR=PBR	TBR / PBR	
Master {	Data Segment (001)	0/1	0/1	Yes	Yes	No	No	
	Procedure Segment Slave(010) Execute(011) Master(100)		0/1	Yes	Yes	Yes	Yes	
, ,								
	Data Segment (001)	0 1 1	0/1 0 1	No Yes Yes	No No Yes	No No No	No No No	
Slave	Procedure Slave(010)	0 1 1	0/1 0 1	No Yes Yes	No No Yes	No Yes Yes	No Yes Yes	
	Procedure Execute Only (011)	0 1 1	0/1 0 1	№ 0	No No O	No Yes Yes	No Ø Ø	
	Procedure Master (100)	0 1	0/1 0/1	No No	No No	No No	No Ø	
			(.					

NOTES: ① If TBR = PBR (i.e., if the segment being referenced is the segment being executed, then yes; otherwise, no.

 \bigcirc If effective address = 0, then yes; otherwise, no.

When referencing an unpaged segment, the processor generates a fault if the reference is incompatible with the access indicated by the class bits of the SDW for that segment. If a segment is paged, the processor logically combines the class bits of the SDW and the class bits of the PTW. Then, if the references is incompatible with the most restrictive access produced by combining the two sets of access rights, the processor generates a fault and the segment is not accessed.

A REGISTER ABR ABSOLUTE ADDRESS ABSOLUTE ADDRESS OF PTW E-4 ABSOLUTE ADDRESS OF SDW E-2 ABSOLUTE MODE ACCESS ACCUMULATOR 4-2 ADDRESS APPENDING ADDRESS BASE REGISTERS ADDRESS FIELD ADDRESS MODIFICATION ADDRESS POINTER ADDRESS PREPARATION ADDRESSING MODES 3-9 **ALIGNMENT** ALPHANUMERIC DATA 3-3 APPEND MODE APPENDING UNIT 4-2 AQ REGISTER AR REGISTERS ARITHMETIC, INTEGER AND FRACTIONAL 3-2 ARITHMETIC OVERFLOW ARITHMETIC SIGN ASCII CHARACTER SET ASSOCIATIVE MEMORY ASSOCIATIVE MEMORY REGISTERS (AR) ASSOCIATIVE MEMORY UNIT BASE REGISTER INSTRUCTIONS **BINARY DATA** BINARY FIXED-POINT BINARY FLOATING POINT BINARY POINT, LOCATION OF 3-2 BIT POSITIONS IN CHARACTER 3-4 BLOCK 1-1 BOOLEAN OPERATIONS INSTRUCTIONS CHANGING ADDRESS MODES 5-6 CHARACTER HANDLING (SC, SCR AND CI) VARIATIONS CHARACTER POSITIONS 3-4 CHARACTERS 3-3 CLASS OF SEGMENT COMPARISON INSTRUCTIONS COMPARISON RELATIONS 3-8 CONTROL UNIT DATA DATA MOVEMENT LOAD INSTRUCTIONS DATA MOVEMENT SHIFT INSTRUCTIONS DATA MOVEMENT STORE INSTRUCTIONS DATA REPRESENTATION DATA TRANSFERS 3-2 DBR

4-2 4-4 5-1 5-6 E-2 E-4 3-3 5-1 6-3 to 6-7 1-4 4-8 4-12 5-6 5-5 Appendix F 1-2 4-5 Chapter 5 Appendix E 4-4 6-26 5-4 E-1 E-2 E-4 1-2 4-7 Chapter 6 4-4 4-6 D-3 D-4 D-10 D-11 1-3 5-6 1-4 1-5 1-6 1-7 4-11 to 4-13 3-5 3-6 7-5 3-1 3-6 Appendix C 1-6 1-7 4-11 to 4-13 1-6 1-7 2-20 to 2-24 Chapter 3 3-5 3-6 3-7 3-7 to 3-10 2-72 to 2-80 6-14 6-15 5-1 5-2 5-4 E-3 E-4 2-81 to 2-91 1-6 1-7 3-3 4-7 2-5 to 2-11 2-25 to 2-29 2-12 to 2-19 3-1 to 3-10 4-6 5-1 to 5-5

INDEX (EXCLUDING INSTRUCTIONS), Contid.

•

DECIMAL DATA DESCRIPTOR BASE REGISTER DESCRIPTOR SEGMENT DESCRIPTOR SEGMENT PAGE TABLE DESCRIPTOR SEGMENT PAGE TABLE WORD (DSPTW) DIS (DELAY UNTIL INTERRUPT SIGNAL) DIVISION DOUBLE PREDISION READ DOUBLE WORD DSPTW, SCW AND PTW CONTROL FIELDS E REGISTER EAQ REGISTER EFFECTIVE ADDRESS EVEN INSTRUCTION WORD EXECUTE INTERRUPT COMMAND EXECUTE INTERRUPT REGISTER EXECUTE INTERRUPT REGISTER EXECUTE PUSHBUITON EXPONENT REGISTER EXPONENT ACCUMULATOR QUOTIENT (EAQ) EXPONENT OVERFLOW EXTERNAL ABR EXTERNAL INTERRUPT FAULT CODE FAULT VECTOR FAULT VECTOR FAULT VECTOR ADDRESS FAULT VECTOR FAULT VECTOR ADDRESS FAULT DIRECTED FAULTS DIVIDE CHECK EXECUTE FAULT TAGS 1 to 3 ILLEGAL DESCRIPTOR ILLEGAL DESCRIPTOR ILLEGAL DESCRIPTOR ILLEGAL PROCEDURE LOCKUP MASTER MODE ENTRY FAULTS OPERATION NOT COMPLETED OVERFLOW PARITY SHUTDOWN STARTUP TIMER RUNOUT TROUBLE	3-4 4-5 5-1 to 5-5 4-6 5-1 to 5-5 5-4 E-4 7-7 3-2 3-6 7-4 7-5 3-5 3-7 E-2 to E-4 4-3 4-3 5-1 6-1 6-2 D-2 7-14 7-13 1-3 7-3 4-3 3-5 7-5 7-5 4-4 7-13 7-16 7-2 E-3 E-4 7-1 7-2 7-10 to 7-12 1-4 7-1 7-10 7-11 7-10 Chapter 7 7-8 7-8 7-9 7-8 7-14 5-2 5-4 7-2 7-8 7-10 7-13 7-4 7-3 7-8 7-7 7-6 7-7 7-6 7-7 7-6 7-10 7-3 7-10 7-3 7-10 7-3 7-4 7-5 7-5 7-5 7-5 7-5 7-5 7-5 7-5
FAULTS AND INTERRUPTS	1-3 Chapter 7

FIXED-POINT FIXED=POINT INSTRUCTIONS FLOATING-POINT FLOATING-POINT INSTRUCTIONS HALF WORD ICTC (IC) INDEX REGISTER INDICATOR REGISTER (IR) INDICATORS INDIRECT THEN REGISTER MODIFICATION (IR) INDIRECT THEN TALLY MODIFICATION (IT) ADD DELTA TO ADDRESS (AD) CHARACTER FROM INDIRECT (CI) DECREMENT ADDRESS, INCREMENT TALLY (DI) DECREMENT ADDRESS, INCREMENT TALLY AND CONTINUE (DIC) FAULT TAG MODIFICATION INCREMENT ADDRESS, DECREMENT TALLY (ID) INCREMENT ADDRESS, DECREMENT TALLY AND CONTINUE (IDC) INDIRECT ONLY (1) INDIRECT TO BASE (ITB) INDIRECT TO SEGMENT (ITS) SEQUENCE CHARACTER (SC) SEQUENCE CHARACTER REVERSED (SCR) SUBTRACT DELTA FROM ADDRESS (SD) INDIRECT WORD INFORMATION REPRESENTATION INHIBIT BIT INSTRUCTION CATEGORIES INSTRUCTION COUNTER (ICTC or IC) INSTRUCTIONS INTERNAL ABR INTERRUPT INTERRUPT CELLS INTERRUPT INHIBIT INTERRUPT MASK REGISTER INTERRUPT VECTOR INTERRUPT VECTOR ADDRESS INTERRUPT VECTOR TABLE INTERRUPT PRIORITY INTERRUPT TYPE FAULT IT ITB ITS LOGIC OVERFLOW MACHINE INSTRUCTIONS MACHINE WORD MANTISSA MASTER MODE MODES OF ADDRESSING

4-2 4-9 2-30 to 2-49 3-7 4-2 4-3 4-9 2-50 to 2-71 3-5 4-6 4-7 4-8 D-10 3-1 4-8 to 4-10 6-6 to 6-8 6-8 to 6-10 6-23 6-13 6-21 6-12 6-16 6-23 6-10 6-11 6-17 6-18 6-9 6-10 6-24 6-24 6-19 6-20 6-14 4**-**4 Chapter 6 3-1 7-15 2-4 4-6 Appendix D Chapter 2 Appendixes A and B 4-4 1-2 7-13 7-13 7-16 7-13 7-1 7-14 7-15 7-15 7-1 7-15 7-6 See indirect then tally See indirect to base 6-24 3-5 Chapter 2 3-2 3-7 3-9 4-3 1-4 1-5 4-10 7-10 7-16 F-1 F-2 5-6

MODES OF OPERATION 1-3 1-4 5-6 Chapter 6 MODIFICATION INDIRECT THEN REGISTER (IR) 6-7 6-8 6-8 6-10 INDIRECT THEN TALLY (IT) REGISTER (R) 6-4 REGISTER THEN INDIRECT (RI) 6-4 to 6-6 6-2 MODIFIER FIELD MULTICS 1-1 3-2 3-6 MULTIPLICATION 3-9 3-10 4-8 NEGATIVE NUMBERS NON PAGED DESCRIPTOR SEGMENTS 5-2 NORMALIZED FLOATING-POINT NUMBERS 3-9 3-6 3-7 3-10 NUMBER RANGES 3-1 NUMBER SYSTEM NUMERIC DATA 3-4 OCTAL CODES FOR INSTRUCTIONS Appendix A ODD INSTRUCTION WORD D-22-3 4-4 4-8 5-1 to 5-5 OFFSET **OPERAND** 3-1 4-4 5-3 7-7 OPERATIONS UNIT 1-6 1-7 4-8 7-5 7-6 OVERFLOW 4-9 7-5 OVERFLOW MASK 4-5 5-3 to 5-5 PAGE PAGE TABLE 5-3 PAGE TABLE WORD (PTW) 5-3 5-4 E-3 E-4 PAGED DESCRIPTOR SEGMENT 5-4 1-1 5-3 PAGING PARITY 4-10 7-5 7-6 PARTITIONING OF SEGMENT NUMBER AND SEGMENT 5-3 ADDRESS PBR (PROCEDURE BASE REGISTER) 4-7 POSITION NUMBERING 3-1 POSITIVE NUMBERS 3-9 3-10 7-10 POWER OFF POWER ON BUTTON 7-3 3-1 3-2 3-5 3-7 PRECISION PRIVILEGED INSTRUCTION 7-13 PRIORITY 1 THRU 6 FAULTS 7-1 to 7-10 PROCEDURE BASE REGISTER (PBR) 4-6 D-10 Chapter 1 PROCESSOR 3-2 PROCESSOR MACHINE WORD PROCESSOR MODES OF OPERATION 1-3 PROCESSOR UNITS 1-6 1-7 PROGRAM ACCESSIBLE REGISTERS Chapter 4 PROGRAM (EXTERNAL) INTERRUPTS 7-13 **Q** REGISTER 4-2 4-3 RCU INSTRUCTION Appendix D REGISTER MODIFICATION (R) 6-3 to 6-5 REGISTER THEN INDIRECT MODIFICATION (RI) 6-5 6-6 REGISTERS ACCUMULATOR (A) 4-2 ACCUMULATOR QUOTIENT (AQ) 4-2

INDEX (EXCLUDING INSTRUCTIONS), Cont'd.

REGISTERS (continued) ADDRESS BASE (ABR) ASSOCIATIVE MEMORY (AR) DESCRIPTOR BASE (DBR) EXPONENT (E) EXPONENT ACCUMULATOR QUOTIENT (EAQ) INDEX (X₀ to X₇) INDICATOR (IR) INSTRUCTION COUNTER (ICTC or IC) PROCEDURE BASE (PBR) QUOTIENT (Q) TIMER (TR) REPRESENTATION OF DATA SCU INSTRUCTION SEGMENT SEGMENT DESCRIPTOR WORD (SDW) SEGMENT NAMES SEGMENT NUMBER SEGMENT AT I ON SEGMENTATION AND PAGING SINGLE WORD SLAVE MODE SPECIAL INSTRUCTIONS SUBTRACTION TALLY COUNT TALLY RUNOUT TALLY WORD TEMPORARY BASE REGISTERS (TBR) TIMER REGISTER TIMER RUNOUT TIMING OF INSTRUCTION TRANSFER OF CONTROL INSTRUCTIONS TYPES OF FAULTS TYPES OF MODIFICATION USAGE COUNT WORD PAIRS WORDS USED IN SEGMENTATION PAGING AND APPENDING XED X0 to X7 ZERO, REPRESENTATION OF

4-4 4-14 to 4-16 4-6 5-1 4-3 4-3 4-9 4-11 to 4-14 4-8 4-7 4-2 4-10 3-3 7-3 Appendix D 1-1 5-1 5-2 4-14 4-15 5-1 to 5-5 E-1 1-1 1-1 4-4 4-7 5-1 7-12 7-13 5-1 1-1 3-5 3-7 1-4 4-10 F-1 F-2 2-103 to 2-138 3-1 3-2 6-8 4-9 6-9 D-10 4-7 7-10 7-9 7-10 Appendix B 2-92 to 2-102 7-1 7-2 6-2 6-3 4-12 4-13 3-3 4-11 4-12 5-1 to 5-5 E-1 7-3 Appendix D 4-7 3-9

INDEX TO INSTRUCTIONS

¥.

	ADA ADAQ ADBn ADL ADLA ADLAQ ADLAQ ADLXn ADQ ADLXn ALR ALS ANA ANSQ ANSA ANSQ ANSXn ANSQ ANSXn ANSQ ANSXn ANSQ ANSXn ANSQ ANSXn ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSX ANSQ ANSA ASA ASA ASA ASA ASA ASA ASA ASA AS	A LEFT SHIFT AND TO A AND TO AQ AND TO Q AND TO STORAGE A AND TO STORAGE Q AND TO STORAGE Q AND TO STORAGE Xn AND TO STORAGE Xn AND TO Xn ADD ONE TO STORAGE A RIGHT LOGIC A RIGHT SHIFT ADD STORED TO A ADD STORED TO Q ADD STORED TO Xn ADD STORED TO Xn ADD WITH CARRY TO A ADD WITH CARRY TO Q BINARY TO BCD CLEAR ASSOCIATIVE MEMORY COMPARATIVE AND WITH AQ	2-56 2-36 2-33 2-34 2-34 2-35 2-30 2-29 2-72 2-72 2-72 2-73 2-73 2-73 2-73 2-73 2-73 2-37 2-37 2-32 2-32 2-32 2-35 2-36 2-35 2-36 2-35 2-36 2-35 2-36 2-35 2-36 2-36 2-36 2-36 2-36 2-36 2-35 2-36 2-88 2-89	DFDV DFLD DFMP DFSB DFST DIS DIV DUFA DUFA DUFA DUFS DVF EAA EABn EAPn EAQ EAXn ERA ERAQ ERSA ERSQ ERSXn ERXn FAD FCMG	D-P FLOATING STORE DELAY UNTIL INTERRUPT SIGNAL DIVIDE INTEGER DERAIL D-P UNNORMALIZED FLOATING ADD D-P UNNORMAL FLOATING MULTIPLY D-P UNNORMALIZED FLOATING SUBTRACT DIVIDE FRACTION EFFECTIVE ADDRESS TO A EFFECTIVE ADDRESS TO BASE n EFFECTIVE ADDRESS TO PAIR n EFFECTIVE ADDRESS TO Q EFFECTIVE ADDRESS TO Xn EXCLUSIVE OR TO A EXCLUSIVE OR TO AQ EXCLUSIVE OR TO AQ EXCLUSIVE OR TO STORAGE A EXCLUSIVE OR TO STORAGE A EXCLUSIVE OR TO STORAGE A EXCLUSIVE OR TO Xn FLOATING ADD FLOATING COMPARE MAGNITUDE	2-60 2-58 2-51 2-106 2-47 2-107 2-55 2-60 2-58 2-48 2-5 2-20 2-5 2-11 2-78 2-78 2-78 2-78 2-78 2-78 2-79 2-80 2-79 2-54 2-54 2-68
\mathcal{L} ANAD UUVEARATIVE AND WITH AD \mathcal{L} =09 FDT FLOATING DIVIDE INVERTED \mathcal{L} =62	C ANA C ANAQ C ANQ	COMPARATIVE AND WITH A	2-88 2-89 2-88	FAD		2 - 68 2 - 67
CNAA COMPARATIVE NOT WITH A 2-90 FSTR FLOATING STORE ROUNDED 2-52	CNAAQ CNAQ CNAXn CWL DFAD DFCMG	COMPARATIVE NOT WITH AQ COMPARATIVE NOT WITH Q COMPARATIVE NOT WITH Xn COMPARE WITH LIMITS D-P FLOATING ADD D-P FLOATING COMPARE	2-91 2-90 2-91 2-85 2-55	GTB LACL LAM	FLOATING SET ZERO AND NEGATIVE INDICATORS FROM MEMORY GRAY TO BINARY LOAD ALARM CLOCK LOAD ASSOCIATIVE MEMORY	2-71 2-105 2-127 2-129
CNAQCOMPARATIVE NOT WITH Q2-90NEGATIVE INDICATORS FROMCNAXnCOMPARATIVE NOT WITH Xn2-91MEMORY2-71CWLCOMPARE WITH LIMITS2-85GTBGRAY TO BINARY2-105DFADD-PFLOATING ADD2-55LACLLOAD ALARM CLOCK2-127	DFCMP DFDI	MAGNITUDE D-P FLOATING COMPARE D-P FLOATING DIVIDE INVERTED	2 - 70 2 - 69 2 - 64	LBRn LCA LCAQ	LOAD ADDRESS BASE REGISTER n LOAD COMPLEMENT A LOAD COMPLEMENT AQ	2–21 2–9 2–10

IND-6

.

1.00		0.40	0040	CUDTRACT FROM AC	0.00
LCQ	LOAD COMPLEMENT Q LOAD COMPLEMENT Xn	2-10	SBAQ		
LCXn	LOAD A	2-11	SBLA	SUBTRACT LOGIC FROM A	2-41
		2-6	SBLAQ		2-42
LDAQ	LUAD AQ	2-6	SBLQ	SUBTRACT LOGIC FROM Q	2 - 42
LDB	LOAD A LOAD AQ LOAD BASES	2–21	SBLXn		
LDBR	LOAD DESCRIPTOR SEGMENT		SBQ	SUBTRACT FROM Q STORE ADDRESS BASE	2 - 38
	LOAD DESCRIPTOR SEGMENT BASE REGISTER LOAD CONTROL FIELD	2-22	SBRn	STORE ADDRESS BASE	
LDCF	LOAD CONTROL FIELD	2–22		REGISTER n SUBTRACT FROM Xn	2-23
LDE	LOAD EXPONENT REGISTER	2 - 50	SBXn	SUBTRACT FROM Xn	2-39
LDI	LOAD INDICATOR REGISTER		SCU	STORE CONTROL UNIT	2-131
LDQ	LOAD Q	2 - 6	SDBR	STORE DESCRIPTOR SEGMENT	
LDT	LOAD TIMER REGISTER			BASE REGISTER	2-23
LDXn	LOAD Xn	2 - 7	SMCM	SET MEMORY CONTROLLER	
LLR	LOAD Xn LONG LEFT ROTATE	2 - 26		MASK REGISTER	2 - 115
LLS	LONG LEFT SHIFT LOAD REGISTERS LONG RIGHT LOGIC	2-28	SMIC	SET MEMORY CONTROLLER	-
LREG	LOAD REGISTERS	2-9		INTERRUPT CELLS	2-116
LRL	LONG RIGHT LOGIC	2-25	SREG	STORE REGISTERS	2-14
LRS	LONG RIGHT SHIFT LOAD Xn FROM LOWER	2-29	SSA		
LXLn	LOAD Xn FROM LOWER	2-7		SUBTRACT STORED FROM Q	
MME	MASIER MODE ENIRY 1	<u>2 100</u>	001/	OUDTDACT OTODED FOOM V	0 14
MME2	MASIER MODE ENIRY 2	2-109	STA	SUBTRACT STORED FROM Xn STORE A STORE A CONDITIONAL STORE AQ STORE BASES STORE CHARACTER OF A STORE CHARACTER OF Q	2-13
MME3	MASTER MODE ENTRY 3 MASTER MODE ENTRY 4	2-110	STAC	STORE A CONDITIONAL	2-13
MME4	MASTER MODE ENTRY 4	2-111	STAD	STORE AQ	~ 15 2 - 13
MPF		2-46	STR	STORE BASES	2-23
MPY	MULTIPLY INTEGER NEGATE A NEGATE LONG NO OPERATION OR TO A OR TO A OR TO AQ OR TO Q OR TO STORAGE A OR TO STORAGE O	2-45	STRA	STORE CHARACTER OF A	2 - 16
NEG	NEGATE A	~ 49 2 - 49	STBQ	STORE CHARACTER OF Q	2-10 2-16
NEGL		~ 47 2 - 49	STC1	STORE INSTRUCTION COUNTER	2-10
NOP		2 - 126	3101	PLUS 1	2-18
ORA		2-75	CT CO		~-10
ORAQ		2 - 75 2 - 75	STC2	PLUS 2	2-18
ORQ		2 - 75 2 - 75		STORE CHARACTER OF A (SIX	2-10
ORSA		2 - 75 2 - 76	STCA		0 4 5
07SQ	OR TO STORAGE A	2 - 70	OTOD	BIT)	2-15
		2. 1 0	STCD	STORE CONTROL DOUBLE	2–12
ORSXn	OR TO STURAGE AN	2-77	STCQ		0 4 7
ORXn	OR TO STORAGE Xn OR TO Xn Q LEFT ROTATE Q LEFT SHIFT	2 - 76		BIT)	2-15
QLR	Q LEFT RUTATE	2-26	STE		
QLS		2-28	STI		
QRL	Q RIGHT LOGIC	2-25	STPn	STORE PAIR n	2-24
QRS	Q RIGHT SHIFT	2-27	STQ	STORE Q	2 - 13
RCCL	READ CALENDAR CLOCK	2-128	STT	STORE TIMER REGISTER	2 - 17
RCU	RESTORE CONTROL UNIT	2-136	STXn	STORE Xn INTO UPPER	2 - 14
RET	RETURN	2 - 96	STZ .		2 - 19
RMCM	READ MEMORY CONTROLLER		SWCA	SUBTRACT WITH CARRY FROM A	
	MASK REGISTER	2 - 114	SWCQ	SUBTRACT WITH CARRY FROM Q	
RPD	REPEAT DOUBLE	2-120	SXLn		2 - 14
RPL	REPEAT LINK	2 - 123	SZN	SET ZERO AND NEGATIVE	
RPT	REPEAT	2-117		INDICATORS FROM MEMORY	2 - 86
RSW	READ SWITCHES	2-126	TE0	TRANSFER ON EXPONENT	_
RTCD	RETURN DOUBLE	2-97		OVERFLOW	2 - 101
SAM	STORE ASSOCIATIVE MEMORY		TEU	TRANSFER ON EXPONENT	
SBA	SUBTRACT FROM A	2 - 38		UNDERFLOW	2 - 102

TMI	TRANSFER ON MINUS	2-98
TNC	TRANSFER ON NO CARRY	2-100
TNZ	TRANSFER ON NOT ZERO	2-98
τον	TRANSFER ON OVERFLOW	2 - 101
TPL	TRANSFER ON PLUS	2-99
TRA	TRANSFER UNCONDITIONALLY	2-92
TRC	TRANSFER ON CARRY	2-100
TSBn	TRANSFER AND SET BASE n	2-93
TSS	TRANSFER AND SET SLAVE	2-95
TSXn	TRANSFER AND SET INDEX	
	REGISTER n	2 - 94
TTF	TRANSFER ON TALLY RUNOUT	
	INDICATOR OFF	2-102
TZE	TRANSFER ON ZERO	2-98
UFA	UNNORMALIZED FLOATING ADD	2-54
UFM	UNNORMALIZED FLOATING	
	MULTIPLY	2-59
UFS	UNNORMALIZED FLOATING	
	SUBTRACT	2-57
XEC	EXECUTE	2-112
XED	EXECUTE DOUBLE	2-113
ZAM	STORE ASSOCIATIVE MEMORY	
	ZERO	2 - 130

HONEYWELL INFORMATION SYSTEMS Technical Publications Remarks Form*

TITIE	MODEL (45 DROCESSOR REFERENCE MANUAL	ORDER No.:	AH82, REV. 0
	: MODEL 645 PROCESSOR REFERENCE MANUAL	DATED:	MAY 1972

ERRORS IN PUBLICATION:

SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION:

(Please Print)

DATE: _____

FROM: NAME _____ COMPANY_____

TITLE _____

.....

CUT ... CONG LINE

*Your comments will be promptly investigated by appropriate technical personnel, action will be taken as required, and you will receive a written reply. If you do not require a written reply, please check here.

FIRST CLASS PERMIT NO. 39531 WELLESLEY HILLS, MASS. 02181 - CUT ALONG LIŊ[⊑]

FOLD ALONG LINE

FOLD ALONG LINE

Business Reply Mail Postage Stamp Not Necessary if Mailed in the United States

POSTAGE WILL BE PAID BY:

HONEYWELL INFORMATION SYSTEMS 60 WALNUT STREET WELLESLEY HILLS, MASS. 02181

ATTN: PUBLICATIONS, MS 050

Honeywell