

Instrumentation and Measurements of Multics

5/21/70

Background on Multics

Work started ~1964

Done by GE, BTL, MIT

Objective: prototype computer utility; showing of instrumentation

Techniques: demand paging, multiprogramming

Background on Instrumentation

Paper in ACM 2nd Symposium Op-Systems.

Will be published in ACM Comm.

Overall types

- software accessible clocks (used everywhere)
- general software packages (less emphasis now)
- specific counter and clock readers (primary tool)
- PDP-8 monitor / script loaders (used daily)

Interest in numbers as well as techniques

(Slide 1)

(8 numbers)

Most people recognize that abstract numbers are meaningless

(Slide 2)

But these numbers are equally meaningless - We need to add

- uncertainty,
- conditions of measurement
- deep understanding of what the numbers mean.

Start with recent hardware measurements of CPU test points.

- Digital counter observing pulses
- 10 second period, average of 25 samples
- Wide ranging load (10-35 users)

1. $\left. \begin{array}{l} 410,000 \text{ virtual memory references/sec.} \\ 330,000 \text{ instruction executions/sec.} \end{array} \right\} \pm 10\%$

- supervisor uses segmented address space
- Instructions are fetched in pairs except on transfers

$$\frac{410}{330} = \begin{array}{l} 1.25 \text{ virtual address} \\ \text{memory references per instruction} \\ - .5 \text{ instruction fetches per instruction} \\ \hline .75 \text{ virtual address} \\ \text{operands references per instruction} \end{array}$$

Suggests: effective address calculation is a popular problem in segmented environment

2. 98% - 99.5% of Associative memory searches are successful.

- 16 registers
- retain recently used SDW's and PTW's
- strict LRU (hardware) algorithm
- ~~- glitch - does not really use SDW's~~
- ~~- plan to plot a function of size ≤ 16 .~~

3. 20,000 Base register loads/sec.

- ~~8 ports~~ 4 paired registers (say 20-words)

- Upper bound on improvement if there were more address base registers. $\frac{20}{330} = 6\%$

Measurements related to Demand Paging


Background

- no prediction (no demand even the prologue page when we will start)
- ~~uses loop chain of pages, b~~
- uses hardware bits to detect use
- pages are chained in a circle; select first page with use bit off. (Similar to cp-67 and MTSS)

Average # of steps to find a page is $4.1 \pm .5$
 independent of
 number of users
 nature of use
 load
 idle time
 (min. is 1.0)

Don't drop to 3.5 when larger core configuration is used.

Running time between page faults



So far, no model which predicts mtbf has been constructed.

Lap time

(Time a page can remain idle before being discarded = 1.5 * lap time.)

~~0.97~~ .97 sec. fully loaded.
3-4 sec. under a light load

Implications: - loss of a page while waiting for a page is not common. (Instantaneous utility.)

- C/W average time a page is loaded (~1 sec.) suggests his pages stay in core twice as long as strictly necessary. (suggests ^{maximum utility} value of purging)

Cost of missing page handling

- time to compute which page is needed and when to get it
- time to switch to another program (if any are run)
- time spent idling because core is full

page fault + switch time = 3.4 ms (about ~~1000~~¹²⁰⁰ instructions)

% time in p.f. handling	10-20	under full load
idle time	<u>10-20</u>	under full load

Does not vary much.

25-35 " " "

N.B. Multi-programming depth (3 with 256k core)
is adjusted to minimize that sum.

Paging read/write ~~ratio~~ ratio is 2/1
(because of pure procedure)
(no model)

Paging rate is $\frac{60}{12}$ pages/sec to paging drum
72 p.l.s. under full load
pages/sec to fixed head disk.

No automatic move mechanisms yet.

Static assignment when file is created.

- session temporary on drum
- system commands on drum
- user personal files on disk

$$\frac{60}{12} = 5 = \frac{90}{18} \left. \vphantom{\frac{60}{12}} \right\} \text{ratio of waiting times}$$

~ 50% of page waiting time is for each device.

System Capacity

Criteria

Interactive response falls over cliff
(average > 5 sec.)

True Idle time snuffs out for long periods
Queues build up.

What are the users doing?

256k 1 CPU

12	System System Programmer (PL/I)
1	restricted Batch Computer program
2	I/O processor (Backup tape; Printer CR PU)
20	General users (1/3 BASIC, 2/3 PL/I)
<hr/> 35	Simultaneous users

With 384k 2 CPU we haven't found the limit -
it is certainly ≥ 40 .

Very sharp fogging threshold.



value =	85-90 K words	fully loaded	256 K system
=	150 K	" "	384 K "
=	161 K	unloaded	256 K system

35
 24
 5

 29 K %
 19

 10 K