

650 # of ports  
amount of memory

355 Configuration restriction formulas

Direct I/O channel for 655 to  
allow high speed devices.

List control channels

What are 100 plans? Can 355 replace it?

650 clock at 8040 is 1/2 mile memory.

Bulk core + large memory plans.

DS-120, Datacell, etc.

$10^{12}$  bit memory.

What is the approach to better reliability of the 655

Next  
675 ~~Also~~ Multis, nuclear.


695 changes

no access control or RTW's

Ring hardware

SCU / 635 compatibility

4 base systems → 8 ?



# GE/Phoenix

1/9/70 Discussion topics

## 600-line/655 Technology:

Most RAR instr. use 2 cycles now.  
So 2 CPU ops/yr needs work.

- What port count, memory size, active unit & restrictions are on 655? ✓
- What is clock in new controller doing? Can it be adapted to look like a 645 clock, or can an 8040 controller be built? No problem.

- Is there a collection of more detailed specs - EPS or whatever for 655 memory and processor.

- Why is ~~the~~ 1<sup>st</sup> delivery so far away in time?

- What is the measured throughput improvement for GE COS ~~III~~ IV made on the 655? Not yet known - a complete 655 is not yet in operation.

- Does GE COS ~~III~~ IV TSS still use dedicated core. Never had.

- What is the plan for GE COS IV? Evolution is all that has been planned.  
Connect operand words to longer word read

655 privileged instruction set - anything new or changed? (Need read-operand-rewrite agency)

How does new controller communicate. (Need arrangement for channel marks.)

For interrupt structure are changed? 4 marks/for ~~for~~ for controller.

Handwritten notes in circles:  
RAR gone  
Core with all STAC  
agency

A.M. R. Stevens, Church, Sab

Plans:

Will merge resources of G655/70

G655 is basically complete now; small extensions will come

Nothing in <sup>higher</sup> ~~main~~ design yet; hopeful

DS/KO - not to be afraid DS/67 instead

RAR is gone for efficiency

new bank instr

lda + clear storage

ldg + clear

szw + clear

P.M. Jim Dahl, Bill Shelly

Joe Wilkerson

Golden Williams

Kilbert Johnson

Dick Butler

John Kiser

30% of hardware in G655 CPU is maintenance oriented

Cost organization 1 unit per 400 units in G655

16 register Trace

System Controller has a 2 way connection to GYK X 2 module

~~645 G655~~ G655 has 4 ports like G655, but can have 8 if wanted

# Datanet 355 -

- Need more information on configuration restrictions
- What language is DN 355 programmed in. On GE-MAP  
what computer does the translator operate? 635/655 CPU
- What DN 355 Control programs are delivered with it? DN-30  
rewrite  
Plan to upgrade
- What is the view on how to handle 200-300 or  
more Terminals. (What about advanced Technology,  
direct copy of 610C? What is feeling about willingness.)
- Any plan for less control demand capability? ✓
- Any plan for "Direct" I/O demand for US devices?
- What is the follow-on to the 355.
- What are the plans for upgrade of the 10C? 10M?  
4 part dev.

18 bit 256k address fields everywhere

10M looks like 6100 but for HPC class things. Uses 64 multiplexed channels.

allows 6, 9, 12, 15 or 72 bit channels  
(big difference with T200)

PR3300 is a ~~slow~~ 9 bit ASCII printer. No code conversion anyway.

Chain computer store is available by program.

355 Multiplexer

L5LA



59 SLPs

1 slot / Terminal


for  $\leq 10$  ch/line

2 or 40/

20-25 ch/line

3 or 120/

for T2000



Can put 6 L5LA's

355 is a 4-port device

Use, performance not good via 100

355 has 12 SLPs,

1-1000 2-1000000

9 legs

# General -

- Bulk core (addressable or swappable) ✓

Mid year delivery  
 - DS-120 (what?) how many demands  
 (DS-175) 4 X # of shifts will probably be had on IBM  
 (DN355) 1971

- DS-170 follows, 220 follows?  
 3-270 estimate 100, ~~if needed~~ DSU270 X4

- Anything like HSC 302 for 655? no

- Detail of other large memory plan  $3 \times 10^9 \times 8 = 1.2 \times 10^{10}$   
 MSS-860  $750 \times 10^6$  ch/bur  $\times 8$  ~~1072~~ = 16 X a full 2314. CDC 9720 Dig Disk  
 10<sup>12</sup> bit memory, near addressable. low suff, etc.

- What is being done to upgrade reliability record of 600 line ✓  
 case of trouble shooting, etc.  
 (esp. memory case, etc.)

- Who is supplying the new, faster core memories? { Core design / memory problem / design plan.

- Storable, virtual count numbers in all hardware units?

- Partitioned 645 has a crosstalk / noise problem. How solved?

Would like to add both cars, but Marketing is designing first.  
An order would be well received by engineering dept.



Potential changes to 645 in a redo:

1. No access control on Page Table Walk
2. Ring protection hardware. (This is a big order.)
3. 8 base registers, permanently coupled } M  
require  
position of  
base reg
4. IT, XED, RPD, etc; remove and replace with a compatibility front. Eliminates need for scc.
5. Store interrupt number and skip format
6. Effective absolute address computation instruction ✓  
 (give address of SDW or PTW or word, as desired)
7. Ability to store CPU tag in slow mode (10 or 12 bit tag used to better.)
8. SF mode, wired serial numbers in all units.
1. Ability to read directly as many configurations with settings as possible.



- 10. ASCII - interface printer PRT-500 + all other peripheral  
type to serial over serial 2300 baud
- 11. G10C - only needs 1 status channel and 1 connect channel. ✓
- 12. G10C should be able to use ~~any~~ <sup>any</sup> appending hardware when appropriate. ✓
- 13. Reconfiguration set channel via I/O path. ✓
- 14. Upgrade drum controller? ✓
- 15. Joint run Memory command (SMIC, C10C, etc.) ✓  
address those appending hardware.
- 16. Support for GECOS/ G35 program would be easier with  
a ~~store~~ <sup>store</sup> word in hardware base register which  
acts like G35 BAK; would save selection of  
Basis, for example.
- 17. No SDW's in Association Memory.
- 18. Could eliminate 2 page sites  
Single page site would help.
- 19. Absolute words not needed.

