

Meeting with HSI/IPC

9/20/73

Large Memory system

Hoffman
Morse
Hopper
Chandler
Sart
Daly
Sally

1 st	Mem	40 bit	EDAC	1k	chips	INT to DA	inside CPU.
2 nd	phone	40 bit	EDAC	4k	chips	1-1.2 μ sec.	double word

Hardware changes

17 bond to SCU 11 new bonds, 2 new, 6 waterproof
12 bit wires to 24 address line.



2 active ports

Can be done
on site

CPU / IOM

18 \rightarrow 21 address line.

no 2 bonds 10 wire change made, some bonding

1. increased carry speed also, to keep speed constant.

(2x6 bit address \rightarrow 4x6 bit address)

4k chips are not yet in production ready. Vendor planning to build
HMOS

Backup plan is to get 2k chips, designed by HPL.

1 bit	1k \rightarrow 128k
M.	2k \rightarrow 256k
	4k \rightarrow 512k

Can fit 16 easily

Access of chip	350 ns ; cycle \rightarrow / μ sec
Access of CPU	\sim 1 μ sec ;

Reliability: 1 chip/line will
(8M word memory)

fail; with 20AC or 1k bit/line
(some would use and; will try to get details)

Independent on exercise models.

(No plan for a spare models)

80 chips station / board : spare at the board level & chip level.

Code

9-level set associate 2 to words 512K/level
128 column
4 word / block
Wired in per column, ^{worded} round robin, used in G070.

Speed not specified ~ 1000 us

What would speed of G100 be if 100% hit ratio.

(Side topic)

On G45 all stores of control unit, were bypassed ; on G100 they are not.

(on G070 they are not ; trouble is that in use 500's are the ones.)

(How no estimate on difficulty of rehosting - buffer)

Hit ratios: how an estimate at all.

2 items :

1. G100 mix is differ than G070 mix.
2. Stand wideband segments ~~mean~~ change mix.

Another question: what would speed be at 0.3 hit ratios, 1.2 μ memory.

Dois know what RMO mean? Round Robin algorithm.