Processor Internal Timer

1. Always counts (downward) once per memory access granted this CPU.

2. ~~May generate an interrupt (SXC~~
   When it passes zero, it may generate an SXC command which is switchable to any memory controller and memory cell.

3. Generation of SXC can be prevented by program, although counter continues.

4. Can be loaded or read at any time by program.