

1. "Clock Controller" does not look enough like a Memory Controller to convince me that the clock could be put into a Memory Controller later.
2. Calendar Clock Interrupts cannot be masked. This is intolerable.
3. Calendar Clock Interrupts cannot be given priority between other interrupts without leaving addressing holes and screwing up the address. This is intolerable.
4. In general, the "Clock Controller" lowers up the clean modularity of the interrupt design.
5. There is too much emphasis on duplexing within the clock, not enough on distinct clocks. If the Clock Controller goes down, Multics is down. It seems to me that the Clock Controller is at least as complex in logic as the clock itself.
6. Further apparently missed the point on independent power. We need power for command lines, but independent of M6 reset for the bus clock module only, to keep it ticking over if the system is shut down for a vacation. (or M6 maintenance) It seems to think service through a power failure is the problem.

7. Having the Processor Interval Times ignore request/proxy cycles
means like we are logging the meters too much. The numbers
needed are unclear, ^{statistically} except for BTC billing.

8. Is all this reliability going to be in trouble or an attempt at
a snow job? It doesn't make much sense.

9. Would like to employ a clock module for MCI and plug it in to MCI
if MCI is down.

10. We want Calendar Clock accessible ~~only~~ in Slave Mode.
Switchable only in Master Mode, if at all.

11. Why only use upper 26 bits? Upper 36 also setting for
a ton (WWW, etc.) I'm sure.

12. Two ports is not enough. Need ability for more than 2 process + 64c + 0ms
if they desire.
Clock controller needs 8 ports.