Droft 5/2/67

#### Identification

System Clock operation J. H. Saltzer

#### Purpose

The system clock is a hardware device which can be read by the operating system or by any user program; its contents can be used to determine both the date and the time of day.

Its use is essential to the operation of the Multics supervisor.

It is used to generate unique identifiers to label files of the file system and events happening within the system; most of the system accounting and administration procedures are based on this clock. If an operating system clock is not available, the Multics supervisor cannot be run. This section describes the method of setting the clock, and the only other routine of the system procedure performed by the operation staff on this device.

# Work setting Discussion

It may upon occasion be that neckessary to reset the system clock. It should, for example, be reset whenever it is observed that times printed by the the system are more than one minute in error. (If maintaining the clock to this tolerance requires resetting it as often as once a week, an internal adjustment should be made by the field engineer; an appropriate trouble report should be initiated.)

should be reset at a time when MMA Multics is not operating,
since a suddent clock change requires a large number of
accounting adjustments. Although the operating system is
capable of discovering the clock resetting has occurred and
taking appropriate action, the action may be quite costly
to undertake. (Note: the initial version of the Multics
will stop if it discovers that the operator has reset the
clock.)

In a system with only one clock, that clock may only be reset at at a time when Multics is not operating. system with two or more clocks, an incorrectly set clock should first be reconfigured off-forme off-line, after which clocks, all chois it may be reset. A further reconfiguration will then bring the newly-set clock back on-line. In this way, the 🍂 operating system can chhose when it wishes to begin using the new/clock ////e//, mather than having a reset clock thrust upon it at an awkward time.

## The Clock itself.

In a system

smold normally

of these chows

المعتراع

MSeit

with two

# A System Clock is a 52-bit binary register which counts up once every microsecond under control of (precisely controlled) oscillator. The upper 36 bits of this we register are displayed on a set of/octal readout lights, and may be set by means of twelve octal dial switches. Setting is accomplished by placing the desired value in the twelve octal dial switches, and then when the time corresponding to the value arrives, depressing the set clock button. The/followith/g ########################## The clock setting procedures is ... summarized in the next section.

For Multics operation, thedelek system clock is set to contain Groundet Men Time CAM the number of microseconds since 0000 GMT, January 1, 1901; a table of octal switch settings which/give in terms of local date and time is used to avoid hand calculations each time the clock is to be set. Since this table 1/2 only gives values

at one-hour intervals,/values for other times can be obtained clockvol
by executing the <u>Clockvolue</u> command described in section
CX.3.01. (Only if Multics is running, of course.)

Note that since the clock value is based on GMT and a standard date, the clock does not need to be for reset when daylight savings time switches in and out of operation. The switch to and from daylight savings time is taken care of automatically by programs which read the clock and for the compute dates and times from its value/ for printing.

Note also that two states system clocks at different time zones contains the same clock value. Again, the correction for time zone is taken care of automatically by any program which reads the clock and computes dates and times from its value.

Jusus 3 my a

In a system wh with two or more system clocks and in which satisfactory one has a/sprrest/value and the second needs to be reset, it is possible to synchronize the second clock to contain the/exactly the same value as the first one. This is done by setting the contain the dials of the second clock to sprtest/s/value of a synchronizing point which the first clock will soon pass. (Synchronizing points occur about every 20 seconds.) Shortly before the synchronizing time occurs, the arm synchronization button is depressed. When the synchronizing time occurs, a pulse will be sent from the first clock, the octal readout lights will display the new value, and the clocks are synchronized.

Synchronizing points occur about a remaind the lift of the data when Since the true as held and a core that a synchronized that the data when the obtains a list of many a synchronization paids.

### Clock setting procedure.

- X2. Reconfigure the system so that the clock in question is off-line. In a single clock system, this step can only be accomplished by taking Multics down.
- 2. Establish a value to be set into the clock dial switches where the some time in the near future. This value may be obtained either by running the <u>electifiet</u>/ clock-value command as described in CX.3.01, or by looking up a value in the published table of clock values.
- 3. Set this value into the clock dial switches.
- 4. When the time corresponding to the value set in the dial switches, occurs, depress the set clock button located near the dial switches. The octal readout lights should immediately display the new value and begin counting up.

## Clock Synchronizing Procedure.

(This procedure is only applicable to systems with more than one system clock.)

- Reconfigure the system so that the clock to be set is off-line.
- 2. Establish a malue to be set into the clock dial switches

  for some time in the near future that corresponds to a

  synchronizing point of the clock to which synchronization

  will be made. This toke my be obtained by the by using the children.
- 3. Set this value, into the clock dial switches.
- 4. At any time within 20 seconds previous/ before the time

  once of the seconds previous/ before the time

  set in the switches deress/the are synchronization

  Who he dad hours

  button located near the dial switches. When the synchronizing

  counting, alone the button.

  time occurs, a pulse will be sent from the other clock,

### Standard switch settings.

When a system clock is on-line, panel switches on the clock itself should be set as follows:

Display: ccu

openting Male: ourline

# Power up/down sequence.

The A system clock is powered think independently of the main frame of the 645 computer system, and does not take part in main frame of the power up or power down sequences.

In general, even when poie power is taken down on the main computer, for motor-generator-set maintenance or for vacation periods, power should be left on in the system clock so that it will not need to be reset and so that its temperature stability will not be disturbed.