

Proposal:

A system of clock for the Multics ~~system~~.

This paper ^{ties together} ~~makes a specific proposal from a collection of~~ ^{and} ~~ideas~~ which have

been suggested by many people concerning clocks on the 645 Multics system.

Contributors have included G. Oliver + G. Futer ^{D. Dohm}, (GE), J. Ossman

+ V. Bysselsburg (BT2), F.J. Combato + E.L. Glaser (MAe).

Objectives

The hardware clock available on Multics should provide the following

services:

1. Calendar clock: ~~gives~~. From this clock one may determine ~~the~~, calendar date and standard time. ~~The time determined~~ ^{for an operator} ~~should be accurate to ± 1 sec of best standard time.~~ It should be easy to set this clock to within 0.1 sec of best standard time and it should not drift ^{for steady time by} more than 0.1 sec / week. ~~This is not by~~ The value of this clock is ~~set by~~ ^{initially} mechanical intervention by an operator; it is independently powered and ^{regularly} only reset in the event of power failure.

Real-Time

2. ¹ Interval measurements: For purposes of time accounting, statistical monitoring, and program speed evolution, it must be possible to measure intervals as small as 0.5 ms , with an accuracy of $\pm 0.1 \text{ ms}$. It will be ^{very} desirable, although admittedly expensive, to push this accuracy to $\pm 1 \mu\text{s}$. One constraint which is essential to note is that one process may ~~not~~ ^(or active device) make an interval, a second the end of the interval. It follows that a ~~common~~^{common} system clock accessible to all active devices is necessary for real-time interval measurements. It is also important that the ~~identical~~^{identical} same interval measurement techniques be available for long intervals (e.g. a week or a month) since at the beginning of an interval one may not know whether it will be short or long.
3. Real-Time Interval Interrupt: Many Multics processes will have need for interrupt signals ~~using~~ based on real-time intervals ~~as needed~~ or on time of day. Since a process ~~doing~~ ^{using} this type of service is not necessarily be running when the interrupt signal arrives, if the interrupt signal is not handled as a ^{single} system interrupt ~~fault per~~ other than a processor. ~~fault~~ Expected time intervals will run from a few ms. to several hours; the interrupt ~~should~~ signal should occur at the system within $\pm 0.1 \text{ ms}$ of the desired time.

- Usage measurement and
Interrupt
4. Process ~~Time Interval measurement~~: The system scheduler needs a technique of ~~getting control of a process from a long running process~~ ~~switching~~ ~~from a process which is running too long to a different process~~. ~~on the basis of time units & automatically bringing long-running user from their process.~~ Time intervals for this application may typically range from a few ms to a few hundred ms, and should be ~~fixed~~ ~~providable~~ within a few ~~ms~~ for tens of ~~ms~~. The time interval need not be real time, but can be based on memory cycle wait. A ~~process~~ countdown register is ~~installed~~ in each processor & initialized ~~at~~.
- Common
5. ~~All~~ Time out: All system accounting based or real time should be able to use ~~a common time out~~. Microseconds are suggested to be ~~long~~ ~~and~~ ~~and will not be~~ or ~~or necessary~~ for this class of system.
6. Reliability: ~~The Multics supervisor will depend on the system of clock~~ ~~in order to operate~~ If any of the basic clock functions described above is not working, the Multics supervisor will not operate correctly. Therefore, reliability techniques such as duplication and simple reconfiguration are essential.

Discussion:

a) calendar clock, and gathering related
time.

The first two objectives can be easily met by a single

hardware register. ~~This register~~ ^(see page) increments ~~itself~~, and will ~~not~~ require 100 years to

overflow, and is ~~accessible~~ ^{immediately (assuming only)} by any process. Since a 52-bit

register is required for a 100-year count, double-word memory logic is most

be used for all ~~addressed bits in data words~~ times and intervals. However,

from the clock. The ~~for~~ ^{different} ~~processor design~~ is about just put the }
register

~~date~~ to user ~~immediate~~ accessibility by any process. Two possibilities

appear feasible for the location of ^{a previous} ~~the~~ calendar clock:

1. In the memory controller. A clock base can be either wired in or a specific memory location (note that this approach makes it become ~~any~~ memory controller ~~outward~~) or as a special register similar to the ~~the~~ memory file protect register which is read by a special instruction processor instruction. The objective of reliability is easily met by ^{building} placing one clock register into each memory controller.

2. ~~Inside G14C~~ As an ~~int~~^{I/4} device working through the G14C. In this arrangement, a calendar clock register would ~~be built~~ have to be placed either in a G14C channel adapter or in a pre-existing box working into a G14C channel adapter. Periodically the contents of the calendar clock register must be read into core memory via a direct channel. Updating the memory cell every time the calendar clock changes (once per minute) would tax the capacity of both the ^{internal} bus of the memory module. The possibility of the clock ~~must be co-ordinated with the data~~ ~~data~~ A better source of signal to update the memory cells is the change of a selected bit of the ~~clock~~ calendar clock. Thus if the 8th bit from the right is chosen, the clock will be read into core every 64 msec, using about $\frac{1}{2}$ of the memory cycles of one memory module, and about 5% of the capacity of one G14C.

Of these two possible locations for a calendar clock, the memory controller seem the more desirable; unfortunately its design has been frozen too long to incorporate such features. ^{at very low capacity} The G14C location, while producing a less desirable clock, has the virtue that it "plays in" to an interface designed to work with virtually any hardware device.

The third objective, a wake-up clock, can be met by providing a second 52-bit count-down register which is synchronized with the calendar clock. When the register reaches zero, it ~~signals~~ triggers an interrupt ~~request~~. ~~Although~~ ^{the wake-up clock} It may be loaded at any time by any process working for the operating system. ~~Another~~

The processor usage meter is a special function which gets involved in time-accounting problems. The desire to obtain a load-independent measure of processor usage has prompted the suggestion that this ~~interval time~~ register should count memory cycles used by the processor, rather than real time. Assuming that the DIS instruction is disabled, this approach seems very appealing.

Operator intervention

The calendar clock will occasionally need to be ~~reset~~ ^{adjusted} by ~~the~~ ^{1/4} hour by the operator. One can invent elaborate mechanical or electrical aids to make this job easy, but it appears that the following technique has it ~~seem~~ ^{sub-in} very easy. It seems easier to use the capacity of the main computer as a switch for ~~the~~ ^{such a} small clock setting. If the clock table can be used to obtain a roll-back estimate (within a few days), ~~for~~ ^{is for} ~~initial~~ setting this value can be placed in the clock and the system ~~be~~ ^{A single program} run to allow the system to run; the system can then perform a precise computation under control of the operator. He gives a date and time; he then keys the ~~setting~~ ^{for} control number into the clock toggles, waits for the "exact" time, and presses a ~~Reset-in~~ button. Another approach to ~~the~~ fine adjustment of the clock is to allow fine tuning of the crystal oscillator ~~which~~ on which the clock is based. It ^{must} be emphasized that clock adjustment should be a rare operation performed only following a power failure.

Proposal

In the light of the above discussion, ~~this slightly differs~~ this section presents two

proposals for implementation of a system of clock, ~~which have the~~

~~proposed~~ differ one proposal putting the calendar clock in the Heavy

Computer, the secondth the G.H.C. ~~Both of these proposals~~ We

begin by describing ~~the~~ certain specifications which are common to

both proposals.

First, there is a device known as a "calendar clock".

~~power independently of the other components, by~~
~~directly from the standard 110 V.A.C. (37.5瓦)~~
this is a free-standing box, ~~independently powered~~ It contains

a ~~#~~ 52-bit register counter register driven by a ~~#~~ 1 mc. crystal

oscillator. Thirty, ~~#~~ three toggle switches and a read-in button allow

an operator to set the left-most ~~#~~ 33-bits of the counter register to any value. The remaining bits are set to zero by the read-in button.

The read-in button frequency ^{provided from oscillator} may be adjusted if desired initial value of the 1 mc. crystal oscillator.

oscillator by a Period Setting Register to keep the frequency within the

(2)

Without adjustment of the ^{internal} oscillator, the date
1 sec/week of ~~accuracy~~ ^{internal} oscillator, shall differ from the
~~date~~

Date

It should be at the

calendar clock within 1 sec of standard time. It must be

possible to synchronize the ^{internal} oscillator with an external

1 mc. frequency standard if such standard is available.

The cable interface to the calendar clock consists of
53 lines, ~~and for each~~ ^{containing} 11.52 ~~containing~~ ^{comprising} the
values of the 52 bit register, and a red flag ~~register~~ ^{cell}.

A single cell in the ~~the~~ calendar clock acts as a "red
flag" to indicate that power has failed and that the calendar register may
be in error. This "red flag" cell is set on ~~by power coming when~~
power comes up on the calendar clock; it can be turned off by ~~an operator~~
an operator's button. An interval long is ^{selected by the} ~~can clear the~~ "red flag" cell.

There must also be at least 1 signaling line which is up whenever the "clock register" is changing.

The cable interface to the calendar clock contains lines for the

52-bit calendar clock register and for the "red flag" cell. <sup>in addition to relevant sigs
in addition to relevant sigs
in addition to relevant sigs</sup> <sup>Cable
register
change</sup>

delay restrictions may be relaxed by the following considerations: The

~~question of timing of the calendar clock pulse is not important; the interface~~

~~between calendar clock and bus is important.~~ A delay of up to 0.5 sec

is tolerable, but the delay must ~~not~~ be constant to within a microsecond or less. (Obviously, hardware tolerances will be much tighter);

(then we need ~~approx~~ tolerance.)

The ~~one-decaded~~^{proposed} calendar clock is assumed to be the two following alternative proposals.

Proposal I (Memory Controller)

The "Memory File Protect Register" (64 bits) is removed. In its place are two 52-bit registers, the calendar clock register and

the ~~Second~~ Calendar Interval register. The calendar clock register is

set one set via a cable interface to the calendar clock described above.

A "red flag" cell is set from the corresponding cell in the calendar clock. The Calendar Interval register simply counts down under control of

the signal line from the calendar clock, one/microsecond. When the

Calendar Interval Register ~~reaches~~^{passes} zero, it generates an interrupt signal

which may be directed by switch to any of the 32 memory interrupt cells

in that memory controller, ~~and may be ignored~~.

1...52
0—71

These two registers are accessible to any 645 processor by the special instructions. ~~Since the memory file protect register setting and reading instructions have not been used~~ the instruction "Read Memory File Protect Register" is renamed "Read Calendar Clock Register"; it operates as follows: the contents of the calendar clock register, ^{of the old control memory controller} are placed in the A_Q register bits 30-71. If the "red flag" ^{cell is not negative} bit is set, the ^{negative} sum inhibit is set on. This instruction may be executed in Slave Mode.

The Instruction "Set Memory File Protect Register" is renamed "Set Calendar Interval Register". It operates as follows: the contents of the A_Q ^{register} bits 30-71 are placed into the Calendar Interval Register of the old control memory controller. This instruction may only be executed in ~~Slave~~ Master Mode; it causes an illegal processor fault in Slave mode. A writing interrupt from the Calendar Interval Register is not issued by this instruction.

Proposal II (G14C)

"Calendar

(the Clock Adapter")

A special direct channel adapter is placed in the G14C.

This adapter contains two 52 bit registers, a calendar clock register and a calendar interval register. The contents of the calendar clock register are read via a cable interface from the Calendar Clock described above. A "read flag" will be read from the corresponding cell in the calendar clock. The calendar Interval Register simply counts down under control of the signal line from the calendar & clock, one / μ second. When the

calendar Interval Register goes zero, it generates

~~an interrupt signal~~ a status word ~~is~~ is generated which is

passed to the ^{G14C} opposite, status channel.

The calendar clock

A word bus or the calendar clock register controls the setting of its contents to a core memory location. This bus may be set by switch to any of the right most 11 bits of the register. Whenever that bus changes, the calendar clock contents are sent to core memory via a direct channel. The core memory location is ~~not~~ chosen by the operating system ^{at initialization time when it initiates} ~~which was~~ ^{for core memory} a constant for the ^{alarm} clock channel.

The calendar interval register may be set ^{initially} at any time by the operating system by ^{initializing} ~~writing~~ a constant for the ^{alarm} clock channel.