

ZSIM: FAST AND ACCURATE MICROARCHITECTURAL SIMULATION OF THOUSAND-CORE SYSTEMS

DANIEL SANCHEZ
MIT

CHRISTOS KOZYRAKIS
STANFORD

ISCA-40
JUNE 27, 2013



**Massachusetts
Institute of
Technology**

**Stanford
University**

- Current detailed simulators are slow (~200 KIPS)
- Simulation performance wall
 - More complex targets (multicore, memory hierarchy, ...)
 - Hard to parallelize
- Problem: Time to simulate 1 000 cores @ 2GHz for 1s at
 - 200 KIPS: **4 months**
 - 200 MIPS: **3 hours**
- Alternatives?
 - FPGAs: **Fast**, good progress, but still **hard to use**
 - Simplified/abstract models: **Fast** but **inaccurate**

- Three techniques to make 1000-core simulation practical:
 1. **Detailed DBT-accelerated core models** to speed up sequential simulation
 2. **Bound-weave** to scale parallel simulation
 3. **Lightweight user-level virtualization** to bridge user-level/full-system gap

- ZSim achieves high performance and accuracy:
 - ▣ Simulates 1024-core systems at 10s-1000s of MIPS
 - ▣ 100-1000x faster than current simulators
 - ▣ Validated against real Westmere system, avg error ~10%

This Presentation is Also a Demo!

- ZSim is simulating these slides
 - ▣ 000 cores @ 2 GHz
 - ▣ 3-level cache hierarchy



ZSim performance relevant when busy
Running 2-core laptop CPU
~12x slower than 16-core server

Idle (< 0.1 cores active)



0.1 < cores active < 0.9



Busy (> 0.9 cores active)



Total cycles and instructions simulated (in billions)

Cycles: 1.4 B
Instrs: 1.3 B


Current simulation speed and basic stats (updated every 500ms)

Sim Speed: 172.4 MCPS Avg Act Cores: 1.00
Sim Speed: 169.2 MIPS Avg Core IPC: 0.98



Main Design Decisions

- General execution-driven simulator:



Emulation? (e.g., gem5, MARSSx86)

Instrumentation? (e.g., Graphite, Sniper)

Dynamic Binary Translation (Pin)

✓ Functional model “for free”

✗ Base ISA = Host ISA (x86)

Cycle-driven?

Event-driven?

**DBT-accelerated,
instruction-driven core**

+

Event-driven uncore

- Introduction
- Detailed DBT-accelerated core models
- Bound-weave parallelization
- Lightweight user-level virtualization

Accelerating Core Models

- Shift most of the work to DBT instrumentation phase

Basic block



Instrumented basic block + Basic block descriptor

```
mov  (%rbp),%rcx
add  %rax,%rbx
mov  %rdx,(%rbp)
ja   40530a
```

```
Load(addr = (%rbp))
mov  (%rbp),%rcx
add  %rax,%rdx
Store(addr = (%rbp))
mov  %rdx,(%rbp)
BasicBlock(BBLDescriptor)
ja   10840530a
```

Ins → μ op decoding
 μ op dependencies,
functional units, latency
Front-end delays

- Instruction-driven models: Simulate all stages at once for each instruction/ μ op
 - Accurate even with OOO if instruction window prioritizes older instructions
 - **Faster**, but more **complex** than cycle-driven
 - See paper for details

Detailed OOO Model

- OOO core modeled **and validated** against Westmere

Main Features


Wrong-path fetches
Branch Prediction

Front-end delays (predecoder, decoder)
Detailed instruction to μ op decoding

Rename/capture stalls
IW with limited size and width

Functional unit delays and contention
Detailed LSU (forwarding, fences,...)

Reorder buffer with limited size and width



Detailed OOO Model

- OOO core modeled **and validated** against Westmere

Fundamentally Hard to Model

Wrong-path execution


In Westmere, wrong-path instructions don't affect recovery latency or pollute caches

Skipping OK

Not Modeled (Yet)


Rarely used instructions

BTB
LSD
TLBs



Single-Thread Accuracy


- 29 SPEC CPU2006 apps for 50 Billion instructions
- **Real**: Xeon L5640 (Westmere), 3x DDR3-1333, no HT
- **Simulated**: OOO cores @ 2.27 GHz, detailed uncore



- 9.7% average IPC error, max 24%, 18/29 within 10%

Single-Thread Performance

- Host: E5-2670 @ 2.6 GHz (single-thread simulation)
- 29 SPEC CPU2006 apps for 50 Billion instructions



- Introduction
- Detailed DBT-accelerated core models
- **Bound-weave parallelization**
- Lightweight user-level virtualization

Parallelization Techniques


□ Parallel Discrete Event Simulation (PDES):

- Divide components across host threads
- Execute events from each component maintaining illusion of full order

✓ Accurate

✗ Not scalable

Skew < 10 cycles



□ Lax synchronization: Allow skews above inter-component latencies, tolerate ordering violations


✓ Scalable

✗ Inaccurate

Characterizing Interference


Path-altering interference

If we simulate two accesses out of order, their **paths** through the memory hierarchy change



Path-preserving interference

If we simulate two accesses out of order, their **timing** changes but their paths do not



In small intervals (1-10K cycles), path-altering interference is extremely rare (<1 in 10K accesses)

- Divide simulation in small intervals (e.g., 1 000 cycles)
- Two parallel phases per interval: Bound and weave


Bound phase: Find paths

Weave phase: Find timings

Bound-Weave equivalent to PDES
for path-preserving interference


Bound-Weave Example

- 2-core host simulating 4-core system
- 1000-cycle intervals
- Divide components among 2 domains



Bound Phase: Parallel simulation until cycle 1000, gather access traces

Feedback: Adjust core cycles



Weave Phase: Parallel event-driven simulation of gathered traces until actual cycle 1000


Bound Phase
(until cycle 2000)

- Minimal synchronization:
 - ▣ Bound phase: Unordered accesses (like lax)
 - ▣ Weave: Only sync on actual dependencies
- No ordering violations in weave phase
- Works with standard event-driven models
 - ▣ e.g., 110 lines to integrate with DRAMSim2
- See paper for details!

Multithreaded Accuracy

18


- 23 apps: PARSEC, SPLASH-2, SPEC OMP2001, STREAM




- 11.2% avg perf error (not IPC), 10/23 within 10%
 - Similar differences as single-core results
- Scalability, contention model validation → see paper

1024-Core Performance

- Host: 2-socket Sandy Bridge @ 2.6 GHz (16 cores, 32 threads)
- Results for the 14/23 parallel apps that scale



Bound-Weave Scalability



- Introduction
- Detailed DBT-accelerated core models
- Bound-weave parallelization
- **Lightweight user-level virtualization**

- No 1Kcore OSs
 - No parallel full-system DBT
- } ZSim has to be user-level for now
- Problem: User-level simulators limited to simple workloads
 - Lightweight user-level virtualization: Bridge the gap with full-system simulation
 - ▣ Simulate accurately if time spent in OS is minimal

- Multiprocess workloads
- Scheduler (threads $>$ cores)
- Time virtualization
- System virtualization
- See paper for:
 - ▣ Simulator-OS deadlock avoidance
 - ▣ Signals
 - ▣ ISA extensions
 - ▣ Fast-forwarding

Lightweight User-Level Virtualization

24

- ❑ **Multiprocess workloads**
- ❑ Scheduler (threads > cores)
- ❑ Time virtualization
- ❑ System virtualization
- ❑ See paper for:
 - ❑ Simulator-OS deadlock avoidance
 - ❑ Signals
 - ❑ ISA extensions
 - ❑ Fast-forwarding


```
xterm
~/zsim_demo$ ls
blackscholes  fib.py  scala
~/zsim_demo$ ./blackscholes 4 20000
PARSEC Benchmark Suite
[PARSEC] Benchmark begin
Num of Options: 20000
Num of Runs: 100
Size of data: 16
[PARSEC] ROI begin
[HOOKS] ROI begin
█
```

[0] 0:less* "neutrino" 18:53 27-Jun-13

Cycles:	4.5 B	Sim Speed:	5.8 MCPS	Avg Act Cores:	4.00
Instrs:	6.4 B	Sim Speed:	35.6 MIPS	Avg Core IPC:	1.53



- ❑ Multiprocess workloads
- ❑ Scheduler (threads > cores)
- ❑ Time virtualization
- ❑ System virtualization
- ❑ See paper for:
 - ❑ Simulator-OS deadlock avoidance
 - ❑ Signals
 - ❑ ISA extensions
 - ❑ Fast-forwarding



```
~/zsim_demo$ ./blackscholes 64 20000
PARSEC Benchmark Suite
[PARSEC] Benchmark begin
Num of Options: 20000
Num of Runs: 100
Size of data: 16
[PARSEC] ROI begin
[HOOKS] ROI begin
```

Cycles:	4.9 B	Sim Speed:	1.4 MCPS	Avg Act Cores:	16.00
Instrs:	7.9 B	Sim Speed:	33.7 MIPS	Avg Core IPC:	1.53



Lightweight User-Level Virtualization


26

- ❑ Multiprocess workloads
- ❑ Scheduler (threads > cores)
- ❑ **Time virtualization**
- ❑ System virtualization
- ❑ See paper for:
 - ❑ Simulator-OS deadlock avoidance
 - ❑ Signals
 - ❑ ISA extensions
 - ❑ Fast-forwarding

```
xterm
~/zsim_demo$ date
Thu Jun 27 18:53:47 UTC 2013
~/zsim_demo$ ls
blackscholes  fib.py  scala
~/zsim_demo$ date
Thu Jun 27 18:53:47 UTC 2013
~/zsim_demo$ date -Ins
2013-06-27T18:53:47,153157684+0000
~/zsim_demo$ date -Ins
2013-06-27T18:53:47,160757684+0000
~/zsim_demo$
```

[0] 0: bash* "neutrino" 18:53 27-Jun-13

Cycles:	5.2 B	Sim Speed:	4.0 MCPS	Avg Act Cores:	0.00
Instrs:	8.8 B	Sim Speed:	0.0 MIPS	Avg Core IPC:	1.02



Lightweight User-Level Virtualization

27

- ❑ Multiprocess workloads
- ❑ Scheduler (threads > cores)
- ❑ Time virtualization
- ❑ **System virtualization**
- ❑ See paper for:
 - ❑ Simulator-OS deadlock avoidance
 - ❑ Signals
 - ❑ ISA extensions
 - ❑ Fast-forwarding

```
xterm
processor      : 0
vendor_id     : GenuineIntel
cpu family    : 6
model        : 15
model name    : Intel(R) Xeon(R) CPU           E5335
              @ 2.00GHz
stepping      : 7
cpu MHz       : 1995.120
cache size    : 4096 KB
physical id   : 0
siblings     : 16
core id      : 0
cpu cores    : 16
apicid       : 0
initial apicid : 0
fpu          : yes
fpu_exception : yes
cpuid level  : 10
wp           : yes
flags        : fpu vme de pse tsc msr pae mce cx8 a
pic sep mtrr pge mca cmov pat pse36 clflush dts acpi m
mx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_t
sc arch_perfmon pebs bts rep_good nopl aperfmperf pri
dtes64 monitor ds_cpl vmx tm2 sse3 cx16 xtpr pdcm dca
lahf_lm dtherm tpr_shadow
bogomips     : 3990.24
clflush size : 64
/proc/cpuinfo
[0] 0:~$
```

Cycles: 5.8 B Sim Speed: 15.6 MCPS Avg Act Cores: 0.00
Instrs: 8.9 B Sim Speed: 0.0 MIPS Avg Core IPC: 0.00



- Not implemented yet:
 - ▣ Multithreaded cores
 - ▣ Detailed NoC models
 - ▣ Virtual memory (TLBs)

- Fundamentally hard:
 - ▣ Simulating speculation (e.g., transactional memory)
 - ▣ Fine-grained message-passing across whole chip
 - ▣ Kernel-intensive applications

- Three techniques to make 1Kcore simulation practical
 - ▣ DBT-accelerated models: 10-100x faster core models
 - ▣ Bound-weave parallelization: ~10-15x speedup from parallelization with minimal accuracy loss
 - ▣ Lightweight user-level virtualization: Simulate complex workloads without full-system support
- ZSim achieves high performance and accuracy:
 - ▣ Simulates 1024-core systems at 10s-1000s of MIPS
 - ▣ Validated against real Westmere system, avg error ~10%
- Source code available soon at zsim.csail.mit.edu

THANKS FOR YOUR ATTENTION!

QUESTIONS?



**Massachusetts
Institute of
Technology**

**Stanford
University**