
Po-An Tsai, Nathan Beckmann, and Daniel Sanchez



Safe Safe Safe Safe Safe





Executive summary

- Heterogeneous caches are traditionally organized as a rigid hierarchy
 Easy to program but introduce expensive overheads when hierarchy is not helpful
- Jenga builds application-specific cache hierarchies on the fly


Key contribution: New algorithms to find near-optimal hierarchies
 Arbitrary application behaviors & changing resource constraints
 Full system optimization at 36 cores in <1 ms


□ Jenga improves EDP by up to 85% vs. state-of-the-art




























App 1: Scan through a 256MB array repeatedly





















































7

- Bypass levels to avoid cache pollutions
 - Do not install lines at specific levels
 - Give lines low priority in replacement policy




- Bypass levels to avoid cache pollutions
 - Do not install lines at specific levels
 - Give lines low priority in replacement policy
- Speculatively access up the hierarchy
 Hit/miss predictors, prefetchers
 Hide latency with speculative accesses







- Bypass levels to avoid cache pollutions
 - Do not install lines at specific levels
 - Give lines low priority in replacement policy
- Speculatively access up the hierarchy
 Hit/miss predictors, prefetchers
 Hide latency with speculative accesses

They must still check all levels for correctness!
 Waste energy and bandwidth





- Bypass levels to avoid cache pollutions
 - Do not install lines at specific levels
 - Give lines low priority in replacement policy



Spect It's better to build the right hierarchy and
 Hit/ avoid the root cause: unnecessary accesses to unwanted cache levels

They must still check all levels for correctness!

Waste energy and bandwidth


4


Jenga = flexible hardware + smart software





Jenga = flexible hardware + smart software


Time













- Cores consult virtual hierarchy table (VHT) to find the access path
 - Similar to Jigsaw [PACT'13, HPCA'15], but it supports two levels


Cores consult virtual hierarchy table (VHT) to find the access path
 Similar to Jigsaw [PACT'13, HPCA'15], but it supports two levels





- Cores consult virtual hierarchy table (VHT) to find the access path
 - Similar to Jigsaw [PACT'13, HPCA'15], but it supports two levels





- Cores consult virtual hierarchy table (VHT) to find the access path
 - Similar to Jigsaw [PACT'13, HPCA'15], but it supports two levels




























Periodically, Jenga reconfigures VHs to minimize data movement




<u>Software</u>

Periodically, Jenga reconfigures VHs to minimize data movement




Software


Periodically, Jenga reconfigures VHs to minimize data movement




Periodically, Jenga reconfigures VHs to minimize data movement




Periodically, Jenga reconfigures VHs to minimize data movement





Periodically, Jenga reconfigures VHs to minimize data movement





Final allocation























Multi-level hierarchies are much more complex

Multi-level hierarchies are much more complex

Many intertwined factors

- Best VL1 size depends on VL2 size
- Best VL2 size depends on VL1 size
- Should we have VL2? (Depends on total size)

Multi-level hierarchies are much more complex


Many intertwined factors

- Best VL1 size depends on VL2 size
- Best VL2 size depends on VL1 size
- Should we have VL2? (Depends on total size)


Jenga encodes these tradeoffs in a single curve


Can reuse prior allocation algorithms


Two-level hierarchies form a latency *surface!*





Two-level hierarchies form a latency *surface!*































Place data close without saturating DRAM bandwidth





- Place data close without saturating DRAM bandwidth
- Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank







- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency






- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency







- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency




- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency




- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency




- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency




- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency



- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency



- Place data close without saturating DRAM bandwidth
- □ Every iteration, Jenga ...
 - Chooses a VH (via an opportunity cost metric, see paper)
 - Greedily places a chunk of its data in its closest bank
 - Update DRAM bank latency



Jenga adds small overheads

Jenga adds small overheads

- Hardware overheads
 - □ VHT requires ~2.4 KB/tile
 - Monitors are 8 KB x 2/tile
 - In total, Jenga adds ~20 KB per tile, 4% of the SRAM banks
 - Similar to Jigsaw

Jenga adds small overheads

- Hardware overheads
 - □ VHT requires ~2.4 KB/tile
 - Monitors are 8 KB x 2/tile
 - In total, Jenga adds ~20 KB per tile, 4% of the SRAM banks
 - Similar to Jigsaw

- Software overheads
 - **0.4%** of system cycles at 36 tiles
 - Runs concurrently with applications; only needs to pause cores to update VHTs
 Trivial to parallelize

See paper for ...

- □ Hardware support for
 - Fast reconfiguration
 - Page reclassification
- Efficient implementation of hierarchy allocation

OS integration

- □ Modeled system
 - 36 cores on 6x6 mesh
 - 18MB SRAM
 - IGB Stacked DRAM

- Modeled system
 - 36 cores on 6x6 mesh
 - 18MB SRAM
 - 1GB Stacked DRAM
- Workloads
 - 36 copies of same app (SPECrate)
 - Random 36 SPECCPU apps mixes

- Modeled system
 - 36 cores on 6x6 mesh
 - 18MB SRAM
 - IGB Stacked DRAM

Workloads

36 copies of same app (SPECrate)
 Random 36 SPECCPU apps mixes


Compared 5 schemes

	SRAM	DRAM
S-NUCA	Rigid L3	-
Alloy	Rigid L3	Rigid L4
Jigsaw	App-specific L3	_
JigAlloy	App-specific L3	Rigid L4
Jenga	App-specific Virtual Hierarchies	


Case study: 36 copies of xalanc


Working set: $6MB \times 36 = 216 MB$


Working set: $6MB \times 36 = 216 MB$



















Working set: 6MB x 36 = 216 MB
Alloy
Private L2






















Working set: $6MB \times 36 = 216 MB$



















Working set: $6MB \times 36 = 216 MB$






















Working set: $6MB \times 36 = 216 MB$





Working set: $6MB \times 36 = 216 MB$


Jei	nga
	_


Private L2














Jenga works across a wide range of behaviors





Jenga works across a wide range of behaviors



Jenga works across a wide range of behaviors









2.6X over S-NUCA

20% over JigAlloy





See paper for more results

- □ Full result for SPECCPU-rate
- Multithreaded apps
- Sensitivity study for Jenga's software techniques
- □ 2.5D DRAM architectures
- □ Jigsaw SRAM L3 + Jigsaw DRAM L4
- □ And more

Rigid, multi-level cache hierarchies are ill-suited to many applications
 They cause significant overhead when they are not helpful

- Rigid, multi-level cache hierarchies are ill-suited to many applications
 They cause significant overhead when they are not helpful
- We propose Jenga, a software-defined, reconfigurable cache hierarchy
 Adopts application-specific organization on-the-fly
 Uses new software algorithm to find near-optimal hierarchy efficiently

- Rigid, multi-level cache hierarchies are ill-suited to many applications
 They cause significant overhead when they are not helpful
- We propose Jenga, a software-defined, reconfigurable cache hierarchy
 Adopts application-specific organization on-the-fly
 Uses new software algorithm to find near-optimal hierarchy efficiently

Jenga improves both performance and energy efficiency, by up to 85% in EDP, over a combination of state-of-art techniques

Thanks! Questions?

- Rigid, multi-level cache hierarchies are ill-suited to many applications
 They cause significant overhead when they are not helpful
- We propose Jenga, a software-defined, reconfigurable cache hierarchy
 Adopts application-specific organization on-the-fly
 Uses new software algorithm to find near-optimal hierarchy efficiently

Jenga improves both performance and energy efficiency, by up to 85% in EDP, over a combination of state-of-art techniques

Jenga: Software-Defined Cache Hierarchies

Thank you for your attention!



Questions?

