# PHI: ARCHITECTURAL SUPPORT FOR SYNCHRONIZATION- AND BANDWIDTH-EFFICIENT COMMUTATIVE SCATTER UPDATES

# Anurag Mukkara, Nathan Beckmann, Daniel Sanchez

#### MICRO 2019



- Scatter updates are common in sparse algorithms
  - e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors

- Scatter updates are common in sparse algorithms
  - e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  - Scatter updates suffer from high synchronization and high memory bandwidth

- Scatter updates are common in sparse algorithms
  e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  - Scatter updates suffer from high synchronization and high memory bandwidth



- Scatter updates are common in sparse algorithms
  e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  Scatter updates suffer from high synchronization and high memory bandwidth
- Key insight: Many scatter updates are commutative and can be reordered for performance



- Scatter updates are common in sparse algorithms
  - e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  - Scatter updates suffer from high synchronization and high memory bandwidth
- Key insight: Many scatter updates are commutative and can be reordered for performance
- PHI extends the cache hierarchy to exploit temporal and spatial locality of commutative scatter updates



- Scatter updates are common in sparse algorithms
  - e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  - Scatter updates suffer from high synchronization and high memory bandwidth
- Key insight: Many scatter updates are commutative and can be reordered for performance
- PHI extends the cache hierarchy to exploit temporal and spatial locality of commutative scatter updates



- Scatter updates are common in sparse algorithms
  - e.g., in push graph algorithms, vertices scatter updates to outgoing neighbors
- Current memory hierarchies are optimized for reads
  - Scatter updates suffer from high synchronization and high memory bandwidth
- Key insight: Many scatter updates are commutative and can be reordered for performance
- PHI extends the cache hierarchy to exploit temporal and spatial Me locality of commutative scatter updates



PageRank algorithm on UK web graph

□ 16-core processor with 32MB cache, 4 memory controllers

PageRank algorithm on UK web graph

□ 16-core processor with 32MB cache, 4 memory controllers



Memory traffic

PageRank algorithm on UK web graph

□ 16-core processor with 32MB cache, 4 memory controllers





#### Background

□ PHI Design

Evaluation

Sparse algorithms perform push or pull-based indirect accesses

- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

Sparse algorithms perform push or pull-based indirect accesses

Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```



0

1

Sparse algorithms perform push or pull-based indirect accesses

Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```



Sparse algorithms perform push or pull-based indirect accesses

Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
for dst in outNeighbors(src):
   vertex(dst) += vertex(src)
```

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```



- Sparse algorithms perform push or pull-based indirect accesses
- Push mode: Indirect accesses are scatter updates

```
for src in vertices:
 for dst in outNeighbors(src):
     vertex(dst) += vertex(src)
```

Pull mode: Indirect accesses are gather reads

```
for dst in vertices:
 for src in inNeighbors(dst):
     vertex(dst) += vertex(src)
```

Important to support scatter updates efficiently

- Push mode performs less work when few vertices are active
- Some algorithms do not admit a pull implementation



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex

Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex



Poor temporal and spatial locality when inputs do not fit in cache
 Wasteful data transfers from main memory

Multiple threads update the same vertex


Scatter updates are inefficient on conventional hierarchies,

Poor temporal and spatial locality when inputs do not fit in cache
Wasteful data transfers from main memory

Multiple threads update the same vertex

Cache line ping-ponging



Push PageRank on uk-2005 graph



Scatter updates are inefficient on conventional hierarchies,

Poor temporal and spatial locality when inputs do not fit in cache
Wasteful data transfers from main memory

Multiple threads update the same vertex

Cache line ping-ponging



Push PageRank on uk-2005 graph



#### Prior hardware support for scatter updates

#### Prior hardware support for scatter updates

Remote memory operations (RMOs) send and perform update operations at a fixed location (e.g., shared cache banks)

#### Prior hardware support for scatter updates

- Remote memory operations (RMOs) send and perform update operations at a fixed location (e.g., shared cache banks)
  - Avoids cache-line ping ponging

 Remote memory operations (RMOs) send and perform update operations at a fixed location (e.g., shared cache banks)
Avoids cache-line ping ponging

COUP [MICRO'15] modifies the coherence protocol to perform commutative operations in a distributed fashion  Remote memory operations (RMOs) send and perform update operations at a fixed location (e.g., shared cache banks)
Avoids cache-line ping ponging

COUP [MICRO'15] modifies the coherence protocol to perform commutative operations in a distributed fashion

Both RMOs and COUP do not improve locality

 Remote memory operations (RMOs) send and perform update operations at a fixed location (e.g., shared cache banks)
Avoids cache-line ping ponging

COUP [MICRO'15] modifies the coherence protocol to perform commutative operations in a distributed fashion

Both RMOs and COUP do not improve locality
Bottlenecked by memory traffic with large inputs

Maximizes spatial locality of memory transfers using two-phase execution

Maximizes spatial locality of memory transfers using two-phase execution



Maximizes spatial locality of memory transfers using two-phase execution



Maximizes spatial locality of memory transfers using two-phase execution



Maximizes spatial locality of memory transfers using two-phase execution
Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices



Maximizes spatial locality of memory transfers using two-phase execution
Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices



Maximizes spatial locality of memory transfers using two-phase execution
Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices



Maximizes spatial locality of memory transfers using two-phase execution
Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices



- □ Maximizes spatial locality of memory transfers using two-phase execution
- Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices
- Accumulation phase: Reads and applies logged updates bin-by-bin



- □ Maximizes spatial locality of memory transfers using two-phase execution
- Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices
- Accumulation phase: Reads and applies logged updates bin-by-bin



- □ Maximizes spatial locality of memory transfers using two-phase execution
- Binning phase: Logs updates to memory, dividing them into cache-fitting slices (bins) of vertices
- Accumulation phase: Reads and applies logged updates bin-by-bin



Perfect spatial locality for all main memory transfers
Compulsory memory traffic for all data structures

- Compulsory memory traffic for all data structures
- Binning phase ignores temporal locality

Generates large stream of updates even with structured inputs

- Compulsory memory traffic for all data structures
- Binning phase ignores temporal locality
  - Generates large stream of updates even with structured inputs





- Compulsory memory traffic for all data structures
- Binning phase ignores temporal locality
  - Generates large stream of updates even with structured inputs



Push PageRank on uk-2005 graph

- Compulsory memory traffic for all data structures
- Binning phase ignores temporal locality
  - Generates large stream of updates even with structured inputs



Push PageRank on uk-2005 graph

- Compulsory memory traffic for all data structures
- Binning phase ignores temporal locality
  - Generates large stream of updates even with structured inputs

9





Background

**PHI Design** 

Evaluation

# Key techniques of PHI

11

## Key techniques of PHI

In-cache update buffering and coalescing

Exploits temporal locality

In-cache update buffering and coalescing

Exploits temporal locality

Selective update batching

Achieves high spatial locality

11

## Key techniques of PHI

In-cache update buffering and coalescing
Exploits temporal locality

Selective update batching

Achieves high spatial locality

Bandwidth efficient 11

# Key techniques of PHI

In-cache update buffering and coalescing
Exploits temporal locality

Selective update batching

Achieves high spatial locality

Hierarchical buffering and coalescing
Enables update parallelism

Eliminates synchronization overheads



#### In-cache buffering and coalescing

#### In-cache buffering and coalescing

Buffer updates in cache without ever accessing main memory

#### In-cache buffering and coalescing

- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing

- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing





- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing



- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing



- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing



- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing



- Buffer updates in cache without ever accessing main memory
- Treat cache as a large coalescing buffer for updates
- Reduction ALU in cache bank performs coalescing



PHI adapts to the amount of spatial locality in the evicted line

PHI adapts to the amount of spatial locality in the evicted line

Cache controller performs update batching selectively
Achieves good spatial locality in all cases

PHI adapts to the amount of spatial locality in the evicted line

Cache controller performs update batching selectively
Achieves good spatial locality in all cases

Key insight: Update batching is a good tradeoff only when the evicted line has poor spatial locality

Log updates to temporary buffers (stored in cache)

Log updates to temporary buffers (stored in cache)

□ These buffers are later evicted to memory when full

- Log updates to temporary buffers (stored in cache)
- □ These buffers are later evicted to memory when full



- Log updates to temporary buffers (stored in cache)
- These buffers are later evicted to memory when full



- Log updates to temporary buffers (stored in cache)
- These buffers are later evicted to memory when full



- Log updates to temporary buffers (stored in cache)
- These buffers are later evicted to memory when full



- Log updates to temporary buffers (stored in cache)
- □ These buffers are later evicted to memory when full



Log updates to temporary buffers (stored in cache)

□ These buffers are later evicted to memory when full



Evict 0xF8

- Log updates to temporary buffers (stored in cache)
- These buffers are later evicted to memory when full



Log updates to temporary buffers (stored in cache)

□ These buffers are later evicted to memory when full



Log updates to temporary buffers (stored in cache)

□ These buffers are later evicted to memory when full



Log updates to temporary buffers (stored in cache)

□ These buffers are later evicted to memory when full

INV

INV

0xF8: 0



Cache

3

0



Evict 0xF8

- Log updates to temporary buffers (stored in cache)
- These buffers are later evicted to memory when full

**0x11:** F84

INV

INV





Fetch line from main memory and merge updates







Fetch line from main memory and merge updates











Fetch line from main memory and merge updates







Fetch line from main memory and merge updates









INV Invalid line











#### PHI avoids synchronization costs
- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol

- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol





- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol







- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol





- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol



- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol





- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol







- Private caches buffer and coalesce updates locally, push them to shared cache on evictions
  - No need for a coherence protocol

- Private caches do not perform update batching
  - Simply evict buffered-update lines to shared cache







#### PHI has minimal hardware costs

#### PHI has minimal hardware costs

Per-line buffered updates bit

0.17% additional storage with 64-byte lines

Per-line buffered updates bit
 0.17% additional storage with 64-byte lines

- Reduction unit for each cache bank
  - Supports 64-bit floating-point and integer additions, logical operations
    0.06% of chip area in a 16-core system (0.09mm<sup>2</sup> in 45 nm)



Background

□ PHI Design

Evaluation

Event-driven simulation using ZSim

- Event-driven simulation using ZSim
- □ 16-core processor
  - Haswell-like OOO cores
  - 32 MB L3 cache
  - 4 memory controllers



- Event-driven simulation using ZSim
- □ 16-core processor
  - Haswell-like OOO cores
  - 32 MB L3 cache
  - 4 memory controllers



- Graph applications
  - PageRank, PageRank Delta,
    Connected Components, Radii
    Estimation
- Degree Counting (No Pull)
- □ SpMV

- Event-driven simulation using ZSim
- □ 16-core processor
  - Haswell-like OOO cores
  - 32 MB L3 cache
  - 4 memory controllers



- Graph applications
  - PageRank, PageRank Delta,
    Connected Components, Radii
    Estimation
- Degree Counting (No Pull)
- □ SpMV
- Large real world inputs
  Up to 100 million vertices
  Up to 1 billion edges

20

| Push — | Pull | UB | Push-RMO | PHI |
|--------|------|----|----------|-----|
|--------|------|----|----------|-----|





Pull and UB show mixed results



Pull and UB show mixed results

Push-RMO improves performance by avoiding synchronization costs



Pull and UB show mixed results

- Push-RMO improves performance by avoiding synchronization costs
- PHI consistently outperforms other schemes







Pull incurs higher memory traffic for non-all-active algorithms (CC, RE)
# PHI reduces memory traffic



Pull incurs higher memory traffic for non-all-active algorithms (CC, RE)
UB increases memory traffic when input has good locality

# PHI reduces memory traffic



Pull incurs higher memory traffic for non-all-active algorithms (CC, RE)
UB increases memory traffic when input has good locality
PHI reduces memory traffic over UB by exploiting temporal locality

Scatter updates are inefficient on conventional hierarchies

Scatter updates are inefficient on conventional hierarchies

PHI extends the cache hierarchy to make commutative scatter updates efficient

22

Scatter updates are inefficient on conventional hierarchies

PHI extends the cache hierarchy to make commutative scatter updates efficient

Exploits both temporal and spatial locality

Scatter updates are inefficient on conventional hierarchies

- PHI extends the cache hierarchy to make commutative scatter updates efficient
- Exploits both temporal and spatial locality
- Incurs low memory traffic and minimal synchronization

Scatter updates are inefficient on conventional hierarchies

- PHI extends the cache hierarchy to make commutative scatter updates efficient
- Exploits both temporal and spatial locality
- Incurs low memory traffic and minimal synchronization

# Thanks For Your Attention! Questions Are Welcome!