

Practical Acceleration of Irregular Applications on Reconfigurable Architectures

Quan M. Nguyen and Daniel Sanchez Massachusetts Institute of Technology

MICRO-54



Live session: Session 9A (Graph Processing) October 21, 2021 at 2:15 PM EDT



Irregular applications are difficult to accelerate

- Irregular applications' unpredictable data reuse & control flow are hard to accelerate on today's architectures
 - CPUs: poor latency tolerance, high instruction execution overheads
 - Dedicated accelerators: not flexible
- Reconfigurable spatial architectures offer circuit-level control of distributed computation, but...
 - still cannot extract enough parallelism
 - only benefit *regular* memory/compute patterns



Fifer enables accelerating irregular applications

- Insight: accelerate irregular applications by exploiting pipeline parallelism
- Create **dynamic temporal pipelines**: time-multiplexing stages of a pipeline on reconfigurable fabric
- Fifer's speedups: over gmean 17x over OOO multicore and 2.8x over reconfigurable spatial architectures without time-multiplexing



Agenda

Intro → Background → Fifer → Evaluation

Irregular applications are difficult to accelerate

- Characterized by **unpredictable reuse**:
 - Caches, scratchpads capture some locality
 - But, irregular applications generally have poor locality, large data structures

```
def bfs(src):
```

```
...
for v in current fringe:
   start, end = offsets[v], offsets[v+1]
   for ngh in neighbors[start:end]:
     dist = distances[ngh]
     if dist is not set:
        set distance; add to next fringe
```



General-purpose cores handle irregular applications poorly

- Modern cores have *expensive* latency tolerance mechanisms:
 - Out-of-order execution
 - Multithreading
- General-purpose cores are temporal architectures: they change operations (instructions) over time
- Unit of work is small;
 high fetch/decode overheads



Spatial architectures improve computational intensity...

- Map operations *spatially* to array of **functional units** (FUs)
- Switches set to pass operands between FUs
- Input/output ports feed values to/from fabric
- FUs operate at machine word width: coarse-grain reconfigurable array (CGRA)



Anatomy of a CGRA-based system

- Many processing elements (PEs) with fabric and private cache
- Data flow within a CGRA: rigid pipelines
- Inter-PE communication: decoupled
- Control core for system interactions, setup/teardown



... but not flexible enough for irregularity

- Only transform inner loop
- Some approaches highly specialized to application
- Irregular applications have unpredictable latencies and variable computational intensity as they execute
- Current spatial architectures would either stall or suffer poor utilization (many PEs idle)



DySER [HPCA '11]



Graphicionado [MICRO '16]

Time-multiplexing on CGRAs: Triggered Instructions [ISCA'13]

- Triggered Instructions PEs can choose among many instructions
- Limited number of instructions (16)
- Complex scheduling to keep PEs active
- Fifer's approach: coarse-grain reconfiguration on coarse-grain sets of operations



Irregular applications can be decoupled and mapped to spatial architectures

def bfs(src):

...

for v in current fringe:
 start, end = offsets[v], offsets[v+1]
 for ngh in neighbors[start:end]:
 dist = distances[ngh]
 if dist is not set:
 set distance; add to next fringe











Static pipeline







Dynamic temporal pipeline



Agenda

Intro → Background → Fifer → Evaluation

Fifer is flexible yet performant

- Coarse-grain reconfigurable array (CGRA) increases compute density over general-purpose cores
- **Buffering** between PEs and *within* PEs provides latency tolerance
- Time-multiplexed fabric keeps throughput and utilization high



Mapping applications to Fifer

Serial code:

for e in range(start, end):
 ngh = neighbors[e]

Pseudo-assembly:

```
%r_neighbors, ...;
  mov
        %r_e, $q_start;
  deq
        %r_end, $q_end;
  deq
loop:
        %r_addr, (%r_neighbors,%r_e,2);
  lea
  ld
        %r_ngh, (%r_addr);
        $q_ngh, %r_ngh;
  enq
  addi
      %r_e, %r_e, 1;
  blt
        %r_e, %r_end, loop
done:
  . . .
```



Mapping:



Fifer needs reconfigurations to be...

Rare

- Amortize reconfiguration cost over hundreds of cycles
- Round-robin scheduling switches too often
- Fifer's **scheduler** in each PE keeps a stage scheduled until queues become full or empty
- Prioritize stages with most work in input queues.

Fast

- Quickly tolerate variations in the amount of work between stages
- Prior techniques (e.g., scan chains) reconfigure in
 microseconds; we need cycles
- Fifer's double-buffered configuration cells make reconfiguration fast at low hardware cost



Config. load &



18

Time





Time



18

Time



















Exploiting pipeline and data parallelism together



Exploiting pipeline and data parallelism together



Exploiting pipeline and data parallelism together



- Replicate pipelines using many PEs
- Careful partitioning avoids synchronization through shared memory
- Increase PE utilization & parallelism by performing multiple units of work in one stage (SIMD-style)
 - e.g., enumerate multiple neighbors per cycle

See paper for more

- Accelerating memory accesses with decoupled reference machines
- Evaluating other decoupling strategies
- Handling control flow
- Energy, area estimates for Fifer's major components

Agenda

Intro → Background → Fifer → Evaluation

Evaluation

- Baseline system: 16-PE system with *static* stage mappings (*no* intra-PE queues)
- Other comparison systems: serial and 4-core OOO cores
- A Fifer PE is 1.34 mm² at 45 nm; core count set for roughly iso-area comparison
- Benchmarks evaluated:
 - Graph analytics (BFS, Connected Components, PageRank-Delta, Radii)
 - Sparse linear algebra (SpMM)
 - Databases (Silo)

Predominant flow of data







High-bandwidth Memory



Other application pipelines



Fifer outperforms the baseline

• Fifer achieves consistent speedups over the baseline





Fifer effectively hides latency

• Fifer reduces waiting on queues, even when reconfiguring

I: Serial D: Data-parallel S: Static pipeline F: Fifer



Fifer achieves infrequent and fast reconfiguration

- Stages remain resident for hundreds of cycles
- SpMM has very short residence time, necessitating double-buffering

Application	BFS	СС	PRD	Radii	SpMM	Silo	Mean
Average residence time (cycles)	140	279	927	564	30	1490	448
Average reconfiguration period (cycles)	12.5	13.9	20.4	27.7	12.6	60.1	19.7

Fifer helps accelerate irregular applications on reconfigurable architectures

- Transform irregular applications into dynamic temporal pipelines and efficiently execute them on reconfigurable spatial architectures
- Fast reconfiguration is enabled by Fifer's scheduler and doublebuffered configuration cells
- Fifer makes executing irregular applications on reconfigurable spatial architectures practical

Thank you!



Practical Acceleration of Irregular Applications on Reconfigurable Architectures

Quan M. Nguyen and Daniel Sanchez qmn@csail.mit.edu and sanchez@csail.mit.edu

MICRO-54 Live session: Session 9A (Graph Processing) October 21, 2021 at 2:15 PM EDT



This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.

