50,000,000,000 Instructions Per Second:
Design and Implementation of a
256-Core BrainFuck Computer

Sang-Woo Jun
Computer Science and Artificial Intelligence Laboratory
Massachusetts Institute of Technology
wjun@csail.mit.edu

Abstract
This paper describes the design and implementation of a machine for servicing a large number of BrainFuck execution instances. The design includes the BrainFuck manycore processor and the software daemon that manages the execution instances on the processor. The BrainFuck manycore processor is a 256 core processor implementing a slightly modified version of BrainFuck as its ISA. Each core is implemented with a two stage pipeline with a carefully designed ISA encoding operating on disjoint memory spaces. Each core achieves over 0.8 instructions per cycle. We have implemented our design with an x86 host server and a Xilix Vertex 7 FPGA, and achieved an agglomerate performance over 50 billion instructions per second, which is light years ahead of what any single general purpose processor is capable of achieving while executing BrainFuck code. The BrainFuck computer is an attractive solution for servicing high throughput BrainFuck cloud services, both in terms of performance and cost.

1. Introduction
As single core performance scaling levels out and power consumption of computing systems become a first order concern, the idea of using many simpler, or “wimpy”, machines instead of a few powerful, or “brawny”, ones is enjoying popularity. Many modern workloads, especially datacenter workloads are deemed fit for such a cluster of wimpy nodes, either because they are easily parallelized, or because most of the work is spent waiting for peripherals such as storage instead of intense computation. A large amount of research is focusing on what kind of wimpy machines are best fit for important workloads. In this paper, we present a rather extreme example of a wimpy processor, using the BrainFuck [22] esoteric programming language as its ISA.

BrainFuck [22] is a Turing-complete, minimalistic and esoteric programming language with only eight commands. Due to its extreme simplicity, it is one of the most popular esoteric programming languages. Despite its simplicity, its Turing completeness assures that it can be used to perform any kind of computation that a programmable computer can. BrainFuck programs are usually executed using interpreters running on a general purpose computer. Because of the simplicity of the language, using a general purpose machine exclusively to run BrainFuck is not the best use of its resources.

In this paper, we describe the design and implementation of a BrainFuck computer, which includes a 256-core BrainFuck processor. We provide a reference design including a carefully designed ISA encoding and a high-performance two-stage pipelined microarchitecture. We also demonstrate the validity of the design and its performance using a prototype implementation on a Xilinx Vertex 7 FPGA coupled with a host x86 server. This work provides a valuable insight into an extreme instance of a wimpy manycore computer.

The rest of the paper is organized as follows: In Section 2 we present some related existing work regards to low-power manycore architectures and the BrainFuck language. In Section 3 we describe the detailed architecture of our system. In Section 4 we present some relevant details regarding our implementation of the architecture. In Section 5 we evaluate the performance of various parts of the implemented system. We conclude and suggest future work in Section 6.

2. Related Work
The BrainFuck [22] programming language is a minimalistic programming language with only eight commands. It is proven to be Turing complete, meaning it can be used to perform any kind of computation a programmable computer can. A BrainFuck program execution consists of a list of instructions, an instruction pointer, data memory, and a data pointer. The eight instructions are described in Table 1.

A great amount of developer effort was put into making use of the BrainFuck language, including various kind of interpreters, including online environments [9, 10, 21], IDEs for visual editing and debugging [4–7], variations of the language with various extensions including procedures, strings and thread forking [2, 12, 23], languages with syntax using Orangutal words [11] or fish words [3] or pixels [13], compilers to different languages including C# [18], and C [16], compilers from high level languages to BrainFuck, such as a subset of C to BrainFuck compiler [1, 14]. There has been various attempts to build dedicated computing machines to run Brain-
3. Architecture

3.1 Architecture Overview

Figure 1 describes the overall architecture of the BrainFuck computer. The system consists of 256 cores coupled with an on-chip network access point, networked into a ring topology. All but one of these cores are BrainFuck cores, and node 0 is a virtual core implemented as a software daemon running on a host machine. Node 0 is a special core, as it can manage the execution of the other cores, including loading software, and routing input and output to and from the outside world. Each BrainFuck core has access to its private instruction and data memory space. Instruction memory is a list of 4-bit instructions, while the data memory is a list of 8-bit memory cells.

Ideally, the daemon should also be running on one of the BrainFuck cores, removing the need for a host machine and effectively becoming an Operating System for the machine. For now, we are using a x86 server to run the software daemon. Until an OS can be implemented in BrainFuck, the software daemon can also run on a simpler processor such as an ARM or a Microblaze to further lower operation cost.

3.2 Instruction Encoding

Our implementation of BrainFuck includes a carefully designed ISA encoding for the BrainFuck language, in order to simplify processor design and achieve high performance. Each instruction is encoded as a 4-bit word. Three of the four bits (bit 0, bit 2, bit 3) of an instruction word acts as flags, and one bit (bit 1) acts as the argument. The ISA encoding is described in Figure 2.

Each of the flags have the following meaning:

- **DataOut**: Sends the data value under the data pointer to the data output queue.
- **WriteBackn**: Instruction does not involve writing back to memory.
- **DataIn**: Reads a byte of data from the data input queue.

Data bytes pushed into the data output queue is sent over the on-chip network to core 0, which can tag the data with its source node route the data to the outside world. Data input queue is populated by the on-chip network, with data received by node 0 from the outside world.

The argument bit determines the direction of each type of instruction. For example whether the data pointer is moved up(+) or down(-), or if the data under the pointer is increased(+) or decreased(-), or whether the conditional branch instruction is an open bracket(]) or closed bracket([).

We had to make a slight modification to the conditional branch instructions in BrainFuck in order to achieve high performance. The conditional branch instructions [ and ] were changed to BZ and BNZ, which have the semantics of Branch if Zero and Branch if Not Zero, respectively. Because each instruction was encoded using only 4 bits, BZ and BNZ instructions were trailed by 4 more 4-bit cells encoding the 16 bits of address to jump to. This can be seen in Figure 3.

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>}</td>
<td>Increment data pointer by one</td>
</tr>
<tr>
<td>(</td>
<td>Decrement data pointer by one</td>
</tr>
<tr>
<td>+</td>
<td>Increment data at the data pointer by one</td>
</tr>
<tr>
<td>-</td>
<td>Decrement data at the data pointer by one</td>
</tr>
<tr>
<td>[</td>
<td>If data at the data pointer is zero, jump to the matching ]</td>
</tr>
<tr>
<td>]</td>
<td>If data at the data pointer is nonzero, jump to the matching [</td>
</tr>
<tr>
<td>.</td>
<td>Output data at the data pointer</td>
</tr>
<tr>
<td>.</td>
<td>Take input and store data at the data pointer</td>
</tr>
</tbody>
</table>

Table 1. List of Brainfuck instructions
Using this design, each of the eight BrainFuck instructions were encoded into the following forms:

+ = 4'b0001
- = 4'b0011
, = 4'b0010
. = 4'b1100
< = 4'b1000
> = 4'b0110
[ = 4'b1011
] = 4'b0111

There is also one more command, "Stop", which is encoded as 4'b1111, which indicates that program execution should stop there.

3.3 Microarchitecture

Figure 4 describes the details of the microarchitecture. A BrainFuck core is a 2-stage pipelined Harvard architecture, with separate instruction and data memories. There are only two stages, fetch and execute. Because data access in BrainFuck can only happen where the data pointer is pointing to, the fetch stage fetches both instruction and data memories.

The use of Harvard architecture was for design simplicity, especially since the instruction and data memories had different bit widths. (4 and 8, respectively) However, there is nothing prohibiting the use of a single memory space for both instruction and data memories.

An epoch register was used to tag each instruction and data reads, so that when a branch instruction (changing instruction pointer, [ and ]), or a data pointer instruction (¡ and ¢) is processed, the epoch is increased and instructions in the pipeline tagged with a previous epoch is discarded.

Data forwarding is also implemented, so that even after data modification instructions (+ and -) invalidate the data already read from the same address, the fetched instruction does not have to be invalidated, causing an epoch change. Each instruction stores the data pointer address and its value after the instruction operates on it, to a pair of registers. The forwarding operation is described in Figure 5. Such a simple forwarding mechanism is very effective in BrainFuck, because instructions can only operate on the address pointed to by the data pointer.

3.4 On-Chip Network

Our design of the BrainFuck processor implements a ring topology for its 256 cores. This decision was made in favor of simplicity of design, especially since the routing logic of a ring topology is very simple to implement. Future modification of the BrainFuck processor will most likely include more complex and effective topologies.

<table>
<thead>
<tr>
<th>Field</th>
<th>Size (Bits)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>src</td>
<td>11</td>
<td>Source node idx</td>
</tr>
<tr>
<td>dst</td>
<td>11</td>
<td>Destination node idx</td>
</tr>
<tr>
<td>ptype</td>
<td>8</td>
<td>Packet type</td>
</tr>
<tr>
<td>data</td>
<td>32</td>
<td>Payload</td>
</tr>
</tbody>
</table>

3.5 Core Zero

In our BrainFuck processor, the first core in the on-chip network, or core zero, is special, as it manages the execution of all other cores. Core zero is capable of sending special packets onto the on-chip network, targeted at specific nodes. In BrainFuck, the two commands . and , are used to communicate with the outside world. Core zero is responsible for relaying data in and out of the outside world for these commands. The following is the list of packet types that core zero can inject into the network.

- Load program word: Load program onto iMem
- Init: Clear program memory, reset instruction and data pointers
- Start: Start execution
- Input Data: Data that can be read with the , command

Core zero also receives all data out packets from all nodes and relays it into the outside world.

We implemented our core zero using a virtual core implemented in software of a host machine, in the form of a software daemon. The software daemon reads compiled programs from files, loads
it into idle cores and starts execution. It also reads input from a different set of files, or takes interactive input from a user. Output data is printed onto the screen.

Because our processor’s ISA is different from raw ASCII representation of a BrainFuck program, we also implemented a rudimentary compiler that takes an ASCII encoded BrainFuck program and translates it into our ISA encoding.

4. Implementation

We implemented a prototype of our BrainFuck computer using a Xilinx VC707 FPGA development board coupled with an x86 host server. 256 BrainFuck cores were implemented on the FPGA, each running at 250MHz. The zero core was implemented as a software daemon. The software daemon and the network node of core zero communicated with each other over PCIe. The instruction and data memory were implemented as disjoint BRAM blocks on the FPGA. Figure 7 shows our development hardware platform.

```
Word d;
// Send
pcie->sendWord(d);

// Receive
pcie->recvWord(&d);
```

The hardware side can send and receive data to and from the hardware using the following syntax in C++.

```
let d <- pcie.first;
pcie.deq;
```

Using these features, the software daemon implements the following functions to manage the BrainFuck cores:

- `loadProgram( node, data, length )`: Loads a program string in data onto node.
- `init( node )`: Initializes node.
- `start( node )`: Start execution at node.
- `sendData( node, data )`: Send data to be read at node.

4.1 Resource Utilization

Table 3 shows the resource utilization of the BrainFuck processor on the Vertex 7 FPGA. It can be seen that we are already reaching the resource limitations of the FPGA, and 512 BrainFuck cores will probably not fit on the FPGA.

<table>
<thead>
<tr>
<th></th>
<th>Slice</th>
<th>LUTs as logic</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Available</td>
<td>75900</td>
<td>303600</td>
<td>1030</td>
</tr>
<tr>
<td>Used</td>
<td>55726</td>
<td>166654</td>
<td>391</td>
</tr>
<tr>
<td>(73.42%)</td>
<td>(54.89%)</td>
<td>(38.01%)</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Vertex 7 Resource Utilization

5. Evaluation

We evaluated the performance of the BrainFuck cores using various microbenchmarks such as hello world, fibonacci and square number generation. We also benchmarked various iterations of the core design to show the benefits of different microarchitectural design modifications. We tested three different designs: (1) Naive, with no pipelining, (2) 2 Stage Pipeline, and (3) Data Forwarding, 2 Stage Pipeline with data forwarding. We observed the following Instructions per Second (IPC) with various designs of the Core:

<table>
<thead>
<tr>
<th>Design</th>
<th>IPC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Naive</td>
<td>0.5</td>
</tr>
<tr>
<td>2 Stage Pipeline</td>
<td>0.6</td>
</tr>
<tr>
<td>Data Forwarding</td>
<td>0.84</td>
</tr>
</tbody>
</table>

Table 4. IPCs of various core designs

Figure 8 shows the same data put in a graph format with the bars going up in the right. 2Pipe plots the performance of a 2 stage pipeline processor, and Forwarding plots the performance of a processor with data forwarding.

```
0.84 instructions per second on a core running at 250MHz. Each core is capable of processing over 200M instructions per second. With 256 cores on the processor, the entire processor is capable of processing over 50,000M instructions per second.
```

Figure 8. IPCs of various core designs
5.1 Comparison Against General Purpose Hardware

The most high performance way of executing BrainFuck programs on a general purpose computing machine would be to translate it into native machine code. Considering each BrainFuck command on average takes 5 or more assembly instructions to implement, even assuming a perfect 1 instructions per second on a 3GHz processor, it would require almost one hundred cores to compete with this performance.

Figure 9 shows the performance of a BrainFuck core against a core of a 3GHz processor, assuming a perfect 1 instruction per second on the general purpose processor.

![Figure 9](image)

**Figure 9.** Performance of a BrainFuck core against a 3GHz processor

Figure 10 shows the total performance of the BrainFuck processor, compared against a 16-core 3GHz processor, assuming a perfect 1 instruction per second on the general purpose processor.

![Figure 10](image)

**Figure 10.** Performance of the BrainFuck processor against a 16-core processor

5.2 Power Consumption

A VC707 board is designed to consume an upwards of 30W under load. A modern Core i7 processor with 6 cores consume 80W of power under high load. Assuming a perfect 1 instruction per cycle on the i7, it would take 83 cores to achieve 50 billion instructions per second. 83 cores would consume over 1,000W of power. Compared to an FPGA coupled with a low-power host server, this is an immense amount of power consumption.

Figure 11 shows this difference. It should be noted that for the general purpose case, we have only considered the power consumption of the processor itself, and no other components of the computer. Whereas for the BrainFuck processor, we have done an end-to-end power measurement, which would include the hard disk, motherboard, fan and leds on the chassis.

![Figure 11](image)

**Figure 11.** Power consumption of 50 billion instructions per second.

6. Conclusion and Future Work

In this paper, we described our design and implementation of a 256-core BrainFuck computer and demonstrated its performance. We think this work provides valuable insight into high-speed physical implementation of BrainFuck processors, and its future applications in the datacenter.

There are three areas of future work that we have under consideration:

- **Shared memory architecture between cores**, allowing us to explore cache coherence protocols and other memory system techniques optimized for the BrainFuck architecture
- **Alternate network topologies**, to improve the I/O latency of BrainFuck programs
- **Physical Core Zero**, implementing core Zero in the FPGA, so that the host server is no longer necessary. Core zero will connect to the internet by itself to communicate with users. Core Zero can be implemented using simple architecture such as Microblaze, or ideally, be just another BrainFuck core with specially mapped memory regions.

References


