Performance Engineering of Software Systems

Lecturer: Xuhao Chen

- Slack: xxx.slack.com
 Canvas: canvas.mit.edu/courses/16631
- → Read Course Info
- → HW0 due tonight!
- Attend ANY recitation TOMORROW:
 10am-12pm @ 26-322
 - 1-3pm@ 34-301 or 34-3023-5pm@ 34-302 or 34-304



 $\ensuremath{\mathbb{C}}$ 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Performance Engineering of Software Systems

LECTURE 1 Introduction & Matrix Multiplication

SPEED

LIMIT

PER ORDER OF 6.106

Xuhao Chen

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

SPEED LIMIT

PER ORDER OF 6.106

WHY SOFTWARE PERFORMANCE ENGINEERING?

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

What software properties are more important than performance?

• Functionality

• Correctness

• Security

What software properties are more important than performance?

- Compatibility
- Correctness
- Clarity
- Debuggability
- ... and more.

- Functionality
- Maintainability
- Modularity
- Portability

- Reliability
- Robustness
- Security
- Usability

What software properties are more important than performance?

- Compatibility
- Correctness
- Clarity
- Debuggability
- ... and more.
- If programmers are willing to sacrifice performance for these properties, then why study performance?

- Functionality
- Maintainability
- Modularity
- Portability

- Reliability
- Robustness
- Security
- Usability

What software properties are more important than performance?

- Compatibility
- Correctness
- Clarity
- Debuggability
- ... and more.

If programmers are willing to sacrifice performance for these properties, then why study performance?

- Functionality
- Maintainability
- Modularity
- Portability

- Reliability
- Robustness
- Security
- Usability



Analogy for Performance





What software properties are more important than performance?

- Compatibility
- Correctness
- Clarity
- Debuggability
- ... and more.

- Functionality
- Maintainability
- Modularity
- Portability

- Reliability
- Robustness
- Security
- Usability

If programmers are willing to sacrifice performance for these properties, then why study performance? Performance is the currency of computing. You can often "buy" needed properties with performance.



A BRIEF HISTORY OF PERFORMANCE ENGINEERING

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Computer Programming in the Early Days

Long ago, software performance engineering was common, because machine resources were limited.

IBM Syster	m/360	DEC PDP-1	.1	Apple II	1
Pe	erformanc	e Engir	neering	Ruled!	
Launched: Clock rate: Data path: Memory: Cost:	1964 33 KHz 32 bits 524 Kbytes \$250,000	Launched: Clock rate: Data path: Memory: Cost:	1970 1.25 MHz 16 bits 56 Kbytes \$20,000	Launched: Clock rate: Data path: Memory: Cost:	1977 1 MHz 8 bits 48 Kbytes \$1,395

Many applications strained machine resources.

- Programs had to be planned around the machine.
- Many programs would not "fit" without intense performance engineering.

Technology Scaling from 70's to 2004



Processor data from Stanford's CPU DB [DKM12].

Technology Scaling from 70's to 2004



Processor data from Stanford's CPU DB [DKM12].

Advances in Hardware

Apple computers with similar prices from 1977 to 2004



Apple II

Launched:	1977
Clock rate:	1 MHz
Data path:	8 bits
Memory:	48 KB
Cost:	\$1,395



Power Macintosh G4

Launched:	2000
Clock rate:	400 MHz
Data path:	32 bits
Memory:	64 MB
Cost:	\$1,599



Power Macintosh G5

Launched:	2004
Clock rate:	1.8 GHz
Data path:	64 bits
Memory:	256 MB
Cost:	\$1,499

Lessons Learned in the Beginning of this Era

More computing sins are committed in the name of efficiency (without necessarily achieving it) than for any other single reason — including blind stupidity. [W79]

Lessons Learned in the Beginning of this Era

The First Rule of Program Optimization: Don't do it. The Second Rule of Program Optimization — For experts only: Don't do it yet. [J88]

Michael A. Jackson

Lessons Learned in the Beginning of this Era



Until 2004

Moore's Law and the scaling of clock frequency = printing press for the currency of performance.

Performance Engineering Ruled!



Technology Scaling After 2004



Processor data from Stanford's CPU DB [DKM12].

Power Density



Source: Patrick Gelsinger, Intel Developer's Forum, Intel Corporation, 2004.

The growth of power density, as seen in 2004, if the scaling of clock frequency had continued its trend of 25%-30% increase per year.

Vendor Solution: Multicore



Intel Core i7 3960X (Sandy Bridge E), 2011

- 6 cores
- 3.3 GHz
- 15-MB L3 cache

- To scale performance, processor manufacturers put many processing cores on the microprocessor chip.
- Each generation of Moore's Law potentially doubles the number of cores.

 $\ensuremath{\mathbb{C}}$ 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Technology Scaling



Processor data from Stanford's CPU DB [DKM12].

Performance Is No Longer Free



2011 Intel Skylake processor

Processor Cores Frame Buffer Processon Cores Texture ROP Texture Processon Cores Moore's Law continued to increase computer performance.

But now that performance was available in the form of multicore processors with complex cache hierarchies, wide vector units, GPU's, FPGA's, etc.

Generally, software must be adapted to utilize this hardware efficiently!

2008 NVIDIA GT200 GPU

Software Bugs Mentioning "Performance"







Software Developer Jobs



And Now, Moore's Law Is Over!



Where Are We Now?

- Intel achieved 14 nanometers in 2014
- Doubling every two years, according to Moore's Law, means that Intel should have achieved
 - 10 nanometers in 2016,
 - **7** nanometers in 2018,
 - **5** nanometers in 2020.
- But Intel did not release 10 nanometers until 2019!
- It took 5 years for what historically had taken only 2 years

Semiconductor technology will no longer give applications free performance.

Why Must the Party End?

© 2008–2022 by the MIT 6 172 and 6.106 Lecturers

Darn That Physics!

- It's implausible that semiconductor technologists can make wires thinner than atoms, which are at most a few angstroms across.
- The silicon lattice constant is 0.543 nanometers = 5.43 angstroms.



Image by Pieter Kuiper, Wikipedia Commons.

• **Technology roadmaps** see an end to transistor scaling around 5 nanometers. We're almost there!

 $\ensuremath{\mathbb{C}}$ 2008–2022 by the MIT 6.172 and 6.106 Lecturers

The Printing Press Is Grinding to a Halt



Performance Engineering Redux

• A modern multicore desktop processor contains

- parallel-processing cores
- vector units
- caches
- instruction prefetchers
- ♦ GPU's
- hyperthreading
- dynamic frequency scaling
- •••



2019 Intel 10nm processor

• These features can be challenging to exploit

In this class you will learn the principles and practice of writing fast code.



CASE STUDY MATRIX MULTIPLICATION

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Square-Matrix Multiplication

$$\begin{pmatrix} c_{11} & c_{12} & \cdots & c_{1n} \\ c_{21} & c_{22} & \cdots & c_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ c_{n1} & c_{n2} & \cdots & c_{nn} \end{pmatrix} = \begin{pmatrix} a_{11} & a_{12} & \cdots & a_{1n} \\ a_{21} & a_{22} & \cdots & a_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nn} \end{pmatrix} \cdot \begin{pmatrix} b_{11} & b_{12} & \cdots & b_{1n} \\ b_{21} & b_{22} & \cdots & b_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{nn} \end{pmatrix}$$
$$C \qquad A \qquad B$$
$$c_{ij} = \sum_{k=1}^{n} a_{ik} b_{kj}$$

Assume for simplicity that $n = 2^k$.

AWS c4.8xlarge Machine Specs

Feature	Specification	
Microarchitecture	Haswell (Intel Xeon E5-2666 v3)	
Clock frequency	2.9 GHz	
Processor chips	2	
Processing cores	9 per processor chip	
Hyperthreading	2 way	
Floating-point unit	8 double-precision operations, including fused-multiply-add, per core per cycle	
Cache-line size	64 B	
L1-icache	32 KB private 8-way set associative	
L1-dcache	32 KB private 8-way set associative	
L2-cache	256 KB private 8-way set associative	
L3-cache (LLC)	25 MB shared 20-way set associative	
DRAM	60 GB	

 $Peak = (2.9 \times 10^9) \times 2 \times 9 \times 16 = 836 \text{ GFLOPS}$

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Version 1: Nested Loops in Python

import sys, random
from time import *

n = 4096

```
A = [[random.random()]
      for row in xrange(n)]
     for col in xrange(n)]
B = [[random.random()]
      for row in xrange(n)]
     for col in xrange(n)]
C = [[0 \text{ for row in xrange}(n)]]
     for col in xrange(n)]
start = time()
for i in xrange(n):
   for j in xrange(n):
        for k in xrange(n):
            C[i][j] += A[i][k] * B[k][j]
end = time()
print '%0.6f' % (end - start)
```

Version 1: Nested Loops in Python

import sys, random
from time import *

n = 4096

```
A = [[random.random()]
      for row in xrange(n)]
     for col in xrange(n)]
B = [[random.random()]
      for row in xrange(n)]
     for col in xrange(n)]
C = [[0 \text{ for row in xrange}(n)]]
     for col in xrange(n)]
start = time()
for i in xrange(n):
    for j in xrange(n):
        for k in xrange(n):
            C[i][j] += A[i][k] * B[k][j]
end = time()
print '%0.6f' % (end - start)
```

Running time:

- \approx 6 microseconds?
- \approx 6 milliseconds?
- \approx 6 seconds?
- \approx 6 hours?
- \approx 6 days?
Version 1: Nested Loops in Python

import sys, random
from time import *

n = 4096

```
A = [[random.random()
        for row in xrange(n)]
        for col in xrange(n)]
B = [[random.random()
        for row in xrange(n)]
        for col in xrange(n)]
C = [[0 for row in xrange(n)]
        for col in xrange(n)]
```

```
start = time()
for i in xrange(n):
    for j in xrange(n):
        for k in xrange(n):
            C[i][j] += A[i][k] * B[k][j]
end = time()
print '%0.6f' % (end - start)
```

Running time: = 21042 seconds \approx 6 hours

Is this fast?

Should we expect more from our machine?

Version 1: Nested Loops in Python



Version 2: Java

```
import java.util.Random;
```

```
public class mm_java {
   static int n = 4096;
   static double[][] A = new double[n][n];
   static double[][] B = new double[n][n];
   static double[][] C = new double[n][n];
   public static void main(String[] args) {
    Random r = new Random();
    for (int i=0; i<n; i++) {
      for (int j=0; j<n; j++) {
            A[i][j] = r.nextDouble();
            B[i][j] = r.nextDouble();
            B[i][j] = 0;
            }
        }
      long start = System.nanoTime();
    }
}
</pre>
```

```
for (int i=0; i<n; i++) {
   for (int j=0; j<n; j++) {
     for (int k=0; k<n; k++) {
        C[i][j] += A[i][k] * B[k][j];
     }
}</pre>
```

```
long stop = System.nanoTime();
```

double tdiff = (stop - start) * 1e-9; System.out.println(tdiff);

```
Running time = 2,738 seconds
                  \approx 46 minutes
\cdots about 8.8× faster than Python.
    for (int i=0; i<n; i++) {</pre>
      for (int j=0; j<n; j++) {</pre>
        for (int k=0; k<n; k++) {</pre>
          C[i][j] += A[i][k] * B[k][j];
```

Version 3: C



Using the Clang/LLVM 5.0 compiler

```
Running time = 1,156 seconds

\approx 19 minutes,

or about 2× faster than Java and

about 18× faster than Python.
```

```
for (int i = 0; i < n; ++i) {
   for (int j = 0; j < n; ++j) {
     for (int k = 0; k < n; ++k) {
        C[i][j] += A[i][k] * B[k][j];
     }
   }
}</pre>
```

Where We Stand So Far

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.007	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.119	0.014

Where We Stand So Far

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.007	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.119	0.014

Why is Python so slow and C so fast?

- Python is interpreted.
- C is compiled directly to machine code.
- Java is compiled to byte-code, which is then interpreted and just-in-time (JIT) compiled to machine code.

Interpreters are versatile, but slow

- The interpreter reads, interprets, and performs each program statement and updates the machine state.
- Interpreters can easily support high-level programming features such as dynamic code alteration — at the cost of performance.



JIT Compilation

JIT compilers can recover some of the performance lost by interpretation

- When code is first executed, it is interpreted
- The runtime system keeps track of how often the various pieces of code are executed
- Whenever some piece of code executes sufficiently frequently, it gets compiled to machine code in real time

Future executions of that code use the more-efficient compiled version

Where We Stand So Far

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.007	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.119	0.014

Loop Order

We can change the order of the loops in this program without affecting its correctness.



Loop Order

We can change the order of the loops in this program without affecting its correctness.



Does the order of loops matter for performance?

Performance of Different Orders

Loop order (outer to inner)	Running time (s)
i, j, k	1155.77
i, k, j	177.68
j,i,k	1080.61
j, k, i	3056.63
k, i, j	179.21
k,j,i	3032.82

- Loop order affects running time by a factor of **18**!
- What's going on?

Hardware Caches

- Each processor reads and writes main memory in contiguous blocks, called **cache lines**.
 - Previously accessed cache lines are stored in a smaller memory, called a cache, that sits near the processor.
 - **Cache hits** accesses to data in cache are fast.
 - **Cache misses** accesses to data not in cache are slow.



Performance of Different Orders

We can measure the effect of different access patterns using the **cachegrind** cache simulator:

\$ valgrind --tool=cachegrind ./mm

Loop order (outer to inner)	Running time (s)	Last-level-cache miss rate
i, j, k	1155.77	7.7%
i, k, j	177.68	1.0%
j,i,k	1080.61	8.6%
j, k, i	3056.63	15.4%
k,i,j	179.21	1.0%
k,j,i	3032.82	15.4%

Version 4: Interchange Loops

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093

Version 4: Interchange Loops

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093

What other simple changes we can try?

Compiler Optimization

clang provides a collection of optimization switches. You can specify a switch to the compiler to ask it to optimize.

Opt. level	Meaning	Time (s)
-00	Do not optimize	177.54
-01	Optimize	66.24
-02	Optimize even more	54.63
-03	Optimize yet more	55.58

clang also supports optimization levels for special purposes, such as **-Os**, which aims to limit code size, and **-Og**, for debugging purposes

Version 5: Optimization Flags

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301

With simple code and compiler technology,

we can achieve **0.3%** of the peak performance of the machine.

Version 5: Optimization Flags

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301

With simple code and compiler technology,

we can achieve 0.3% of the peak performance of the machine.

Where can we get more performance?

Multicore Parallelism



Intel Haswell E5: 9 cores per chip

The AWS test machine has 2 of these chips.

We're running on just **1** of the **18** parallel-processing cores on this system. Let's use them all!

Parallel Loops

A **cilk_for** loop enables all iterations of the loop to execute in parallel.



Which parallel version works best?

- parallelize just the i loop,
- parallelize just the **j** loop, or
- parallelize both the **i** and **j** loops.

Experimenting with Parallel Loops

Parallel i loop

cilk_for (int i = 0; i < n; ++i)
for (int k = 0; k < n; ++k)
for (int j = 0; j < n; ++j)
C[i][j] += A[i][k] * B[k][j];</pre>

Running time: 3.18s

Parallel j loop

Running time: 531.71s

Parallel i and j loops

Running time: 10.64s

Version 6: Parallel Loops

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408

Parallelizing the *i* loop yields a speedup of almost **18**× on **18** cores!

• Disclaimer: It's rarely this easy to parallelize code effectively. Most code requires far more creativity to achieve a good speedup.

Version 6: Parallel Loops

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408

Using parallel loops gets us almost **18**× speedup on **18** cores! (Disclaimer: Not all code is so easy to parallelize effectively.)

Why are we still getting less than 5% of peak?

Hardware Caches, Revisited

- **[Key IDEA]** Restructure the computation to reuse data in the cache as much as possible.
 - Cache misses are slow, and cache hits are fast.
 - Try to make the most of the cache by reusing the data that's already there.



D&C Matrix Multiplication

[Key IDEA] For matrix multiplication, a recursive, parallel, divideand-conquer algorithm uses caches almost optimally.

$$\begin{bmatrix} C_{00} & C_{01} \\ & & \\ C_{10} & C_{11} \end{bmatrix} = \begin{bmatrix} A_{00} & A_{01} \\ & & \\ A_{10} & A_{11} \end{bmatrix} \cdot \begin{bmatrix} B_{00} & B_{01} \\ & & \\ B_{10} & B_{11} \end{bmatrix}$$

IDEA: Divide the matrices into $(n/2) \times (n/2)$ submatrices.

D&C Matrix Multiplication

[Key IDEA] For matrix multiplication, a recursive, parallel, divideand-conquer algorithm uses caches almost optimally.

$$\begin{pmatrix} C_{00} & C_{01} \\ C_{10} & C_{11} \end{pmatrix} = \begin{pmatrix} A_{00} & A_{01} \\ A_{10} & A_{11} \end{pmatrix} \cdot \begin{pmatrix} B_{00} & B_{01} \\ B_{10} & B_{11} \end{pmatrix}$$
$$= \begin{pmatrix} A_{00}B_{00} & A_{00}B_{01} \\ A_{10}B_{00} & A_{10}B_{01} \end{pmatrix} + \begin{pmatrix} A_{01}B_{10} & A_{01}B_{11} \\ A_{11}B_{10} & A_{11}B_{11} \end{pmatrix}$$

- 1. Compute $C_{00} += A_{00}B_{00}$; $C_{01} += A_{00}B_{01}$; $C_{10} += A_{10}B_{00}$; and $C_{11} += A_{10}B_{01}$ recursively in parallel.
- 2. Compute $C_{00} += A_{01}B_{10}$; $C_{01} += A_{01}B_{11}$; $C_{10} += A_{11}B_{10}$; and $C_{11} += A_{11}B_{11}$ recursively in parallel.

© 2008–2022 by the MIT 6.172 and 6.106 Lecturers

Recursive Parallel Matrix Multiply

```
void mm dac(double *restrict C, int n C,
            double *restrict A, int n A,
            double *restrict B, int n B,
           int n)
{ // C += A * B
  assert((n \& (-n)) == n);
 if (n <= 1) {
   *C += *A * *B;
 } else {
#define X(M,r,c) (M + (r^{*}(n \# M) + c)^{*}(n/2))
    cilk_spawn mm_dac(X(C,0,0), n_C, X(A,0,0), n_A, X(B,0,0), n_B, n/2);
    cilk_spawn mm_dac(X(C,0,1), n_C, X(A,0,0), n_A, X(B,0,1), n_B, n/2);
    cilk_spawn mm_dac(X(C,1,0), n_C, X(A,1,0), n_A, X(B,0,0), n_B, n/2);
               mm dac(X(C,1,1), n C, X(A,1,0), n A, X(B,0,1), n B, n/2);
    cilk sync;
    cilk spawn mm dac(X(C,0,0), n C, X(A,0,1), n A, X(B,1,0), n B, n/2);
    cilk_spawn mm_dac(X(C,0,1), n_C, X(A,0,1), n_A, X(B,1,1), n_B, n/2);
    cilk_spawn mm_dac(X(C,1,0), n_C, X(A,1,1), n_A, X(B,1,0), n_B, n/2);
               mm dac(X(C,1,1), n C, X(A,1,1), n A, X(B,1,1), n B, n/2);
    cilk sync;
  }
```

Version 7: Parallel Divide-and-Conquer

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408
7	Parallel divide-and-conquer	1.30	2.35	16,197	105.722	12.646

Implementation	Cache references × 10 ⁶	Cache references × 10 ⁶	L1-d cache misses × 10 ⁶
Parallel loops	104,090	17,220	8,600
Parallel divide-and-conquer	58,230	9,407	64

Vector Hardware

Modern microprocessors incorporate **vector hardware** to process data in single-instruction stream, multiple-data stream (SIMD) fashion



Compiler Vectorization

- Clang/LLVM uses vector instructions automatically when compiling at optimization level -02 or higher
- Clang/LLVM can be induced to produce a **vectorization report** as follows:

```
$ clang -03 -std=c99 mm.c -o mm -Rpass=vector
mm.c:42:7: remark: vectorized loop (vectorization width: 2,
interleaved count: 2) [-Rpass=loop-vectorize]
    for (int j = 0; j < n; ++j) {
        ^
```

 Many machines don't support the newest set of vector instructions, however, so the compiler uses vector instructions conservatively by default.

Vectorization Flags

- Programmers can direct the compiler to use modern vector instructions using compiler flags, such as,
 - **-mavx**: Use Intel AVX vector instructions
 - -mavx2: Use Intel AVX2 vector instructions
 - **-mfma**: Use fused multiply-add vector instructions
 - -march=<string>: Use whatever instructions are available on the specified architecture
 - -march=native: Use whatever instructions are available on the architecture of the machine doing compilation
- Due to restrictions on floating-point arithmetic, additional flags (e.g. ffast-math) might be needed for vectorization flags to have an effect
- Also, using AVX instructions slows down the microprocessor clock speed by about 20%!

Version 8: Compiler Vectorization

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408
7	Parallel divide-and-conquer	1.30	2.35	16,197	105.722	12.646
8	+ compiler vectorization	0.70	1.87	30,272	196.341	23.486

Using the flags **-march=native -ffast-math** nearly doubles the program's performance!

Can we be smarter than the compiler?

AVX Intrinsic Instructions

• Intel provides C-style functions, called **intrinsic instructions**, that provide direct access to hardware vector operations:

https://software.intel.com/sites/landingpage/IntrinsicsGuide/

(intel) Intrinsics Guide	The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, wh	ich are C×
Technologies	512, and more - without the need to write assembly code.	\v /-
□ SSE	mm_search	?
□ SSE2		
□ SSE3	m256i mm256 abs epi16 (m256i a)	vpabsw
SSSE3	$m_{256i} m_{256} abs epi32 (m_{256i} a)$, vpabsd
SSE4.1	$m_{2561} m_{256} abs_{cp132} (_m_{2561} a)$	vnabsb
SSE4.2	$= m2501 = mm250 = abs_epi8 (= m2501 a)$	vpabbb
VX 💟	m2561 _mm256_add_epi16 (m2561 a,m2561 b)	vpauuw
🗹 AVX2	m2561 _mm256_add_ep132 (m2561 a,m2561 b)	vpaddd
🗹 FMA	m256i _mm256_add_epi64 (m256i a,m256i b)	vpaddo
□ AVX-512	m256i _mm256_add_epi8 (m256i a,m256i b)	vpaddb
	m256d _mm256_add_pd (m256d a,m256d b)	vaddpd
	m256 _mm256_add_ps (m256 a,m256 b)	vaddps
Other	m256i _mm256_adds_epi16 (m256i a,m256i b)	vpaddsw
	m256i _mm256_adds_epi8 (m256i a,m256i b)	vpaddsb
Categories	m256i _mm256_adds_epu16 (m256i a,m256i b)	vpaddusw
	m256i mm256 adds epu8 (m256i a, m256i b)	vpaddusb
Bit Manipulation	m256d mm256 addsub pd (m256d a, m256d b)	vaddsubpd
Cast	m^{256} mm ²⁵⁶ addsub ps (m ²⁵⁶ a, m ²⁵⁶ b)	vaddsubps
Compare	m_{256i} mm_256 align eni8 (m256i a m256i b const int count)	vpalignr
Convert	$m_{256d} = m_{256} - m_{$	vandod
Cryptography	$m_{25} m_{25} $	vandos
Elementary Math Functions	$_{10250}$	vanups
General Support	m2561 _mm256_and_s1256 (m2561 a,m2561 b)	vpand
	m256d _mm256_andnot_pd (m256d a,m256d b)	vandnpd
1 1 1 1 1 2 1		

© 2008–2022 by the MIT 6.172 and 6.

Plus More Optimizations

- We can apply several more insights and performanceengineering tricks to make this code run faster, including:
 - Preprocessing
 - Matrix transposition
 - Data alignment
 - Memory-management optimizations
 - A clever algorithm for the base case that uses AVX intrinsic instructions explicitly

Plus Performance Engineering



... to test and measure many different implementations
Version 9: AVX Intrinsics

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408
7	Parallel divide-and-conquer	1.30	1.38	16,197	105.722	12.646
8	+ compiler vectorization	0.70	2.35	30,272	196.341	23.486
9	+ AVX intrinsics	0.39	1.76	53,292	352.408	41.677

Version 10: Final Reckoning

Version	Implementation	Running time (s)	Relative speedup	Absolute Speedup	GFLOPS	Percent of peak
1	Python	21041.67	1.00	1	0.006	0.001
2	Java	2387.32	8.81	9	0.058	0.007
3	С	1155.77	2.07	18	0.118	0.014
4	+ interchange loops	177.68	6.50	118	0.774	0.093
5	+ optimization flags	54.63	3.25	385	2.516	0.301
6	Parallel loops	3.04	17.97	6,921	45.211	5.408
7	Parallel divide-and-conquer	1.30	1.38	16,197	105.722	12.646
8	+ compiler vectorization	0.70	1.87	30,272	196.341	23.486
9	+ AVX intrinsics	0.39	1.76	53,292	352.408	41.677
10	Intel MKL	0.41	0.97	51,497	335.217	40.098

Our Version 9 is competitive with Intel's professionally engineered Math Kernel Library (MKL)!

Performance Engineering

• You won't generally see the magnitude of performance improvement we obtained for matrix multiplication.

Galopagos Tortoise 0.5 k/h



Performance Engineering

 You won't generally see the magnitude of performance improvement we obtained for matrix multiplication. Escape Velocity 11 k/s 53,292×

Galopagos Tortoise 0.5 k/h



Performance Engineering

- You won't generally see the magnitude of performance improvement we obtained for matrix multiplication.
- But this class will teach you how to print the currency of performance all by yourself.





Galopagos Tortoise 0.5 k/h

Performance Engineering of Software Systems

Lecturer: Xuhao Chen

- Slack: xxx.slack.com
 Canvas: canvas.mit.edu/courses/16631
- → Read Course Info
- → HW0 due tonight!
- Attend ANY recitation TOMORROW:
 10am-12pm @ 26-322
 - 1-3pm@ 34-301 or 34-3023-5pm@ 34-302 or 34-304

