

Quan M. Nguyen

Contact Information	Quan Minh Nguyen 77 Massachusetts Ave., Bldg. 32-G884 Cambridge, MA 02139, United States	qmn@mit.edu https://people.csail.mit.edu/qmn +1 (714) 204-8908
Education	Ph.D., Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Thesis Title: “Accelerating Irregular Applications with Pipeline Parallelism” Adviser: Daniel Sanchez	May 2022
	S.M., Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Thesis Title: “Synchronization in Timestamp-Based Cache Coherence Protocols” Adviser: Srinivas Devadas	June 2016
	B.S., University of California, Berkeley Department of Electrical Engineering and Computer Sciences	May 2014
Research Interests	Novel techniques at the hardware/software interface (i.e., computer architecture) to accelerate applications not well-served by conventional architectures (e.g., irregular applications with unpredictable control flow and data-dependent memory accesses)	
Publications	“Phloem: Automatic Acceleration of Irregular Applications with Fine-Grain Pipeline Parallelism”, Quan Nguyen , Daniel Sanchez, to appear, <i>Proceedings of the 29th International Symposium on High-Performance Computer Architecture (HPCA’23)</i> , February 2023	
	“Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures”, Quan Nguyen , Daniel Sanchez, <i>Proceedings of the 54th International Symposium on Microarchitecture (MICRO’21)</i> , October 2021	
	“Pipette: Improving Utilization on Irregular Applications through Intra-Core Pipeline Parallelism”, Quan Nguyen , Daniel Sanchez, <i>Proceedings of the 53rd International Symposium on Microarchitecture (MICRO’20)</i> , October 2020	
	“A Case for MVPs: Mixed-Precision Vector Processors”, Albert Ou, Quan Nguyen , Yunsup Lee, Krste Asanović, <i>2nd International Workshop on Parallelism in Mobile Platforms (PRISM-2)</i> , at <i>ISCA-41</i> , June 2014	
Work Experience	Postdoctoral Associate, MIT Mentor: Daniel Sanchez Department of Electrical Engineering and Computer Science	September 2022 – Present
	Research Intern, NVIDIA Explored pipeline parallelism on a novel explicit decoupled data-orchestrated architecture	June 2020 – August 2020
	Research Assistant, MIT Department of Electrical Engineering and Computer Science	September 2014 – May 2022
	Engineering Intern, Apple Modeled functional performance of next-generation iPhone and iPad processors	June – August 2016
	Undergraduate Research Assistant, UC Berkeley Department of Electrical Engineering and Computer Sciences	June 2012 – June 2014

Teaching Experience	Teaching Assistant, MIT 6.004 (Computation Structures)	Fall 2019
	Introductory course in computer architecture Led two recitations of approx. 20 students each, twice a week Conducted three class-wide examination review sessions Overhauled laboratory assignment for new hardware description language Evaluation score: 6.9/7 with 33 responses	
	Teaching Assistant, MIT 6.175 (Constructive Computer Architecture)	Fall 2016
	Intermediate course in computer architecture Led one recitation of approx. 20 students, once a week Evaluation score: 6.7/7 with 13 responses	
	Laboratory Assistant, UC Berkeley CS 61C (Machine Structures)	Fall 2011
	Introductory course in computer architecture Aided students with laboratory assignments	
Honors and Awards	Irwin Mark Jacobs and Joan Klein Jacobs Presidential Fellow Massachusetts Institute of Technology	2014
	High Honors in Electrical Engineering and Computer Sciences University of California, Berkeley (top ten percent of graduating class)	2014
Hobbies	Lindy Hop: dancing East Coast Swing and teaching the next generation of dancers SIGTBD: hosted MIT CSAIL's annual joke conference in 2021 and 2022 Minecraft: developing an automatic place-and-route tool for synthesis of Redstone circuits from Verilog Bicycling: crossed the United States by bicycle (Massachusetts to Oregon via TransAmerica Trail) in the summer of 2022	