



# The Essence of Bluespec

## A Core Language for Rule-Based Hardware Design

Thomas Bourgeat, Clément Pit-Claudel, Adam Chlipala, and Arvind | MIT CSAIL



### Abstract


Bluespec, a high-level HDL, offers a simple concurrency model that enables functional reasoning without compromising performance.

Unfortunately, its cost model is hard to formalize: performance depends on user hints and static analysis of conflicts within a design.

We present *Kôika*, a Bluespec derivative that gives direct control over *scheduling* decisions that determine performance, while using dynamic analysis to avoid concurrency anomalies.

Our implementation includes formal semantics, mechanized theorems, and a verified compiler.

### Overview



State function = Rules + Explicit schedule

### Contributions

- Core calculus for rule-based language amenable to formal reasoning about functionality and performance
- Cycle-accurate operational semantics
- Proof of one-rule-at-a-time abstraction
- Full Coq mechanization of the semantics
- Verified compilation to RTL
- Performance case-study of a pipelined processor

### Motivation

**HW spec = Functional spec (ORAAT) + Performance spec** (Not in previous work)


$in \rightarrow f \rightarrow \boxed{\quad} \rightarrow g \rightarrow out$

**Functional spec:**  $out = g(f(in))$

**Performance spec:**  $out[t+2] = g(f(in[t]))$

Precise semantics allows for *performance proofs*

### Our design



### The Kôika EDSL

```

rule divide =
  let v = r.rd_0() in
  if iseven(v) then
    r.wr_0(v >> 1)
  schedule collatz = [divide; multiply]

rule multiply =
  let v = r.rd_1() in
  if isodd(v) then
    r.wr_1(3 * v + 1)

rule swap =
  s.wr_0(r.rd_0());
  r.wr_0(s.rd_0())

rule dyn_abort =
  if r.rd_0() == 0 then
    t.wr_0(0b1);
  if s.rd_0() == 0 then
    t.wr_0(0b1)
  
```

### Core language

Registers  $r$  Variables  $x$  External functions  $f$  Constants  $b$   
 Ports  $p \in \{0, 1\}$

Actions  $a ::=$   
 $\$b$   $\$x$   $\$f(\$a, \dots, \$a)$  skip let  $\$x := \$a$  in  $\$a$   
 $\$r.rd\_\$p()$   $\$r.wr\_\$p(\$a)$  if  $\$a$  then  $\$a$  else  $\$a$   
 ...

### Semantics


$$\frac{(wr_1, r, *) \notin L \quad (wr_0, r, *) \notin L}{\Gamma \vdash (\ell, r, rd_0 \downarrow (\ell ++ [(rd_0, r)], \mathcal{R} [r])} RD_0$$

$$\frac{\Gamma \vdash (\ell, a) \downarrow (\ell', v) \quad (wr_1, r, *) \notin L ++ \ell'}{\Gamma \vdash (\ell, r, wr_1()) \downarrow (\ell' ++ [(wr_1, r, v)], tt)} WR_1$$

Rich specifications serve as a contract between hardware designers and compiler writers and enable verified designs and verified compilation.

### One-rule-at-a-time abstraction


Theorem OneRuleAtATime init schedule:  
 exists rules  $c$  schedule,  
 interp\_s init schedule =  
 foldl interp\_r init rules.



ORAAT property enables local, modular reasoning


Proof mechanization enables semantics exploration

### Compilation to RTL



Sequential semantics

Concurrent RTL with deferred checks




$$\ell \# [(wr, v)] \Leftrightarrow [rd, wr, data]$$


Verified circuit optimizations (constant propagation, mux elimination, partial evaluation) reduce the overhead of dynamic scheduling & conflict resolution.

### Compiler correctness

Theorem CompilerCorrectness init schedule:  
 interp\_s init schedule =  
 interp\_rtl init (compile schedule).




### Output and downstream synthesis



- *Kôika* outputs code in a safe subset of Verilog.
- Downstream tools perform further optimizations and can generate FPGA and ASICs designs.

### Hardware artifacts so far

- Arithmetic-pipeline performance proof (on paper)
- *Kôika* port of a simple BSV RISCv core (most of RV32i&e, critical path and area overhead  $\leq 10\%$ )



### Next steps

- *Kôika*-level simulation, leveraging high-level structure for performance
- Verification of performance (pipelining behavior) and timing properties of the RISCv core
- Multi-core systems & enclaves, with proofs of safety from timing side-channels
- Further language design, including native modularity

