

Abstract

Bluespec, a high-hevel HDL, offers a simple concurrency model that enables functional reasoning without compromising performance.

Unfortunately, its cost model is hard to formalize: performance depends on user hints and static analysis of conflicts within a design.

We present Kôika, a Bluespec derivative that gives direct control over scheduling decisions that determine performance, while using dynamic analysis to avoid concurrency anomalies.

Our implementation includes formal semantics, mechanized theorems, and a verified compiler.



State function = Rules + Explicit schedule

Contributions

- Core calculus for rule-based language amenable to formal reasoning about functionality and performance
- Cycle-accurate operational semantics
- Proof of one-rule-at-a-time abstraction
- Full Coq mechanization of the semantics
- Verified compilation to RTL
- Performance case-study of a pipelined processor

Motivation

HW spec = Functional spec (ORAAT) + Performance spec (Not in previous work)

in $\rightarrow f \rightarrow \square \square \rightarrow g \rightarrow \text{out}$

Functional spec: out = *g*(*f*(in)) **Performance spec**: out[t + 2] = g(f(in[t]))

Precise semantics allows for *performance* proofs

Our design



The Kôika EDSL

rule divide = let $v = r.rd_0()$ in if iseven(v) then

rule swap = s.wr_0(r.rd_0()); r.wr_0(s.rd_0())

Registers r Actions *a*==

Semantics

$$egin{aligned} & (\mathsf{wr}_1, r, *)
otin L \ \hline \Gamma dash (\ell, r. \, \mathtt{rd}_0 \downarrow (\ell + \ \Gamma dash (\ell, a) \downarrow (\ell', v) \ (v, r. \, \mathtt{wr}_1()) \downarrow (\ell') \end{aligned}$$

Rich specifications serve as a contract between hardware designers and compiler writers and enable verified designs and verified compilation.

The Essence of BlueSpec A Core Language for Rule-Based Hardware Design

Thomas Bourgeat, Clément Pit-Claudel, Adam Chlipala, and Arvind | MIT CSAIL



- Kôika outputs code in a safe subset of
- Downstream tools perform further optimizations and can generate FPGA and ASICs designs.

- Kôika port of a simple BSV RISCV core (most of RV32i&e, crit-

:30:21 /home/clement/documents/mit/plv/koi	ka/examples/rv	
_objects/rv32i.v/obj_dir.opt/Vtop +VMH=tes	ts/_build/rv32i/unit/pldi.vmh -1	
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
<u>a</u> @(#@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@		
	(@@@@@@@@@@@@@@@@@@	
	· · · · · · (@@@@@@@@@@@@@@@@. · · · · · · · · · · ·	
	(@@@@@@@@@@@@@@@@@@@@	0@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	·····(@@@@@@@@@@@@@@@@@@@	0000000000
	·····(@@@@@@@@@@@@@@@@@@@	0000000000(
	· · · · · · (@@@@@@@@@@@@@@@@@. · · · · · · · · @	0000000000
· · · · · · · · · · · · · · · · · · ·	•••••••••••••••••••••••••••••••••••••••	@@@@@@@@@%@@
· · · · · · · · · · · · · · · · · · ·		((((
·····	•••••••••••••••••••••••••••••••••••••••	
·····	•••••••••••••••••••••••••••••••••••••••	
00000000000000000000000000000000000000	00000000000000000000000000000000000000	000000000000000000000000000000000000000
///////////////////////////////////////	///////////////////////////////////////	///////////////////////////////////////
[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[///////////////////////////////////////	///////////////////////////////////////
///////////////////////////////////////	@@@@@(////@@@@@///&@@@@@@@@@@@@@///////&@@	@@@@@@@&/////@@@@@@////#@@@@@////// (@@@@@@@
///////////@@@@@///////@@@@@@/////&@@@@@//#	@@@@@@@@(/@@@@////&@@@@////@@@@@//@@@@@/	/////@@@@///@@@@@@@@/#@@@@//////(@@@@@@@
///////////////////////////////////////	@@@@//@@@@@@@///&@@@@////@@@@@#//@@@@@(////(@@@@///@@@@@//&@@@@@@@@///////@@@@@@@
///////////////////////////////////////	@@@@/////@@@@///&@@@@@@@&#////////#@</td><td>@@@@@@#/////@@@@@/////&@@@@@///////@@@@@@@</td></tr><tr><td></td><td>///////////////////////////////////////</td><td>///////////////////////////////////////</td></tr><tr><td></td><td></td><td>///////////////////////////////////////</td></tr><tr><td>alaalaalaa ahaalaa ahaa</td><td>//////////@@@@@@@@@@@@@@@@@@@@@@@#//////</td><td>///////////////////////////////////////</td></tr><tr><td>······································</td><td>@@/////@@@#@@@@@%////</td><td>//#@@@@@@@@@@@@@@@/////////////////////</td></tr><tr><td></td><td>@@@@@///@@@@@@///@</td><td>@@@@% @@@@#//////////////@@</td></tr><tr><td></td><td>0000/0000%000000</td><td></td></tr><tr><td>alaalaaalaalaaalaalaa</td><td></td><td></td></tr><tr><td>000000000000000000000000000000000000000</td><td>0 #000000000000000000000000000000000000</td><td></td></tr><tr><td>%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</td><td>00. 00000000%</td><td>00000//////////////////////////////////</td></tr><tr><td>**************************************</td><td>000 x000 x0000 x00000 x00000 x000</td><td>00////////////////////////////////////</td></tr><tr><td><i>ຘຘຘຘຘຘຘຘຘຏ</i>ຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏຏ</td><td></td><td>000×1//////////////////////////////////</td></tr><tr><td></td><td>0000</td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td>2022</td><td></td><td></td></tr></tbody></table>	

- Kôika-level simulation, leveraging high-level structure for
- Verification of performance (pipelining behavior) and timing
- Multi-core systems & enclaves, with proofs of safety from
- Further language design, including native modularity