Static Discipline

Need tighter validity constraints on outputs

than on inputs!

volts

Valid

“0”

Valid

“1”

Forbidden Zone

Valid Input Representations

Valid Output Representations

VOL

VIL

VIH

VOH

Previous slide

Next slide

Back to first slide

View graphic version