b Visible State and Computation Model

Main Memory

Fetch/Execute

Loop

3

2

1

32 bits

next instr

always 0

r0

r1

r31

32 bits

4 bytes

0

PC

00

Fetch <PC>

PC PC + 4

Execute

fetched

instruction

Previous slide

Next slide

Back to first slide

View graphic version