Pipelined b ProcessorSubtleties

Table of Contents

Pipelined b ProcessorSubtleties

Recap: 4-Stage b Pipeline

Recap: Branch Hazards

Recap: Data Hazards

Loads

Bypass Paths

Load Timing

5-Stage Pipeline

5-Stage b Pipeline

Branch Delay Slots

Annulling Prefetched Instructions

Branch Decision Timing

Linkage Register Write Timing

Branch Destination Bypass - I

Branch Destination Bypass - II

Exceptions

Exceptions

Illegal Opcode Traps

Illegal Opcode Traps in b Pipeline

Next Time: Computer Arithmetic

Email: devadas@mit.edu

Home Page: http://cag-www.lcs.mit.edu/6.004

Download presentation postscript