Proposed NMOS Gate

GND

VDD

N

VIn

VOut

Resistor R

When VIn is low, resistor R pulls VOut up to VDD .

What if VIn is high?

Previous slide

Next slide

Back to first slide

View graphic version