A Complete Minimalist Computer System Designed, Built and Programmed at a Low Level of Abstraction The Anitra Compute Built and Programmed



by Eirik Bakke

200,000 and 100	Approximations in a factor 12 factor		Distriction current super- Francis EE to find access Francis EP when itse Choins EP when itse Choins EP when itse Choins EP or position of Choins EP or position of	eri nonter fotosi significari lionalap adamites lipe ige		for a second second second
123 22075 52	Altic C argument G annulog bit B.n. C bits in the grap with the third of galaxies LBP C bits and the grap with the third of galaxies Dirit Bandaria togo G.L. 1 Express the set of third of galaxies G.L. 1 Express the set of third of galaxies J. 101 Express the set of third of galaxies J. 101 Express the set of third of galaxies Bits of the set		Popular and a popular sugariar ang marks a sugariar ang marks a sugariar ang marks a sugariar ang sugariar sugariar ang sugariar ang sugariar sugariar ang	harr a framerica fai fai in historia na instruction la fai in historia fainta instruction qualifierata e fainta a instruction qualifierata e fai fain consent assessment ni picifie consent assessment ni instruction a lassific insp construction a lassific insp construction a lassific		of the state of the state of the
100	 Investitie soult in 		New server assessed	ir ala		11
Descution step number	Fri-state activation: R or Mem selected?	Tri-et A or I point	tate activation: PC (instruction ter) selected?	Value of Instruction poleter's least significant bit	Other control all generated	914
Execution step number	Tri-state activation: R or Mem selected?	Tri-et A or I point PC	late activation: PC (instruction (w) selected?	Value of Instruction politic/s least significant bit 0	Other control al penerated Disar S Disar R	913
Esecution step number	Tri-state activation: R or Mem selected? Mem	Tri-et A or I point PC	late activation: PC (instruction for) selected?	Value of Instruction pointry lasst significant bit 0	Other control al generated Diaar S Diaar R Fatch A	913
Execution step number 0 1 2	Tri-state activation: R or Mern selected? Mern Mern Mern Mern	Tri-et A or I polist PC A	tate activation: PC (instruction tor) selected?	Value of Instruction politics is the genificant bit 0 1 1	Other control al protested Diser S Diser R Fetch A Fetch S Increase PC	914
Execution artigo number 0 1 2 0	Fri-state activation: R or Mem selected? Mem Mem Mem Mem	Tri-et A or I politi PC A PC	tate activation: PC (instruction ter) selected?	Value of instruction pointer's lasst significant bit 0 1 x x	Other control al penerated Diarr R Diarr R Fetch A Fetch S Increase PC Diarr S Fetch R	914
Execution artigo number 0 1 2 0	Tri-stats activation: R or Meen selected? Meen Meen Meen Meen Meen	Tri-et point PC A PC	tale activation: PC (instruction tw) selected?	Value of Instruction pointer's least algorithment bit 0 1 x 0 1	Other control al protected Diser S Diser S Diser R Fetch A Fetch S Homaso PC Diser S Fetch A	974

Anitra's two universal instructions

Figure 3: Schematics of the Anitra Development Board



Goal and Requirements The question of this investigation is as follows: How simple can a basic computer be designed to be, given the requirements be-low?

A computer is a machine that, given enough time and data retaining units (memory), can perform any rigid-ly defined computational operation on a set of input

data. The hardware of the computer should be designed in detail using only standard 74-series TTL-compable digital logic circuits (Cis). A single standard SRAM chip may may be used for main memory, since this requires less supporting (cruit)r than DRAM. Some analog support circuits may be incluided as appropriate. The design societ of simplicity is given primarily from volved in the standard circuits used, but also from the umber of physical ICs and connection points involved. It should be practically possible to build a prototype of the hardware.

The another precision possible to balance proceeding to the hardware. The amount of accessible and addressable memory should not be the main functional limitation of the com-puter (see the first point). Specifically, the computer can be designed for an address space of anywhere Can be designed on an address space or anywhere between 2 and 64 kilobytes, inclusive. Given the necessary level of complexity decided on after considering the requirements above, it is also a goal to get as much functionality as possible out of the available components through efficient design.

tt.

t 🛱

to:

ъi

÷



The Anitra Computer



Website: http://www.princeton.edu/~ebakke/anitra

Conclusions

Control requirements, I have shown it possible to construct a computer that comes close to a provable lower component limit, and my investigations suggests that a simpler datapath portion of the CPU is unifiely to exist. In order to write a value to an address in memory, at least four 8-bit wide data retaining units are needed simultaneously, one to hold the value to be written to envery, one to hold the first half of the destination address. Interestingly, one of these registers take of this second half is netrieved, and how for providing both parts of the address of this second half is netrieved, and how for providing both parts of the address of the second half is netrieved, and how for providing both parts of the address of the second half is netrieved, and how for providing both parts of the inhered computer, called Antin, as capathe of executing two primitive yet universal instructions which are both based on an inverted addition operation.

The study of minimalial computers is interesting because it casts light upon issues in computer architecture design that may otherwise go unnoticed, hardware specifications interact with each other. Software and hardware engineers may not necessarily have the same perception of what is simple and not.



Testing and software development

For the purpose of developing Anitra software using an ordinary desktop computer. I have written a cross-assembler, which translates assembly language code into a binary memory image, a debugger/emulator, which imputs the image and interactively simulates the software's operation on the Anitra computer, and a parallel port uploader, which transfers the image to the Development Board's memory chip. These tools make the programming process similar to that of any modern computer or microcontroller

The project's most important piece of Anitra software is the Debug Rou The project's most important piece of Anita software is the Debug Rou-tine. It tesks all disincl aspects of Anita's operation by running as-quence of lesist that all result in different numerical answers, and then to give a different result. If Anita's operation because the software to give a different result. If Anita does not behave according to appect fication, the presence of the expected sum on the output is very likely to indicate a working model. The routine was used in all development alages: find to test the operation of the emulator, then to test circuit sim-ulations on CAD software, and finally to te test the physical prototype

Another piece of interesting Anites software is the Virtual Machine Em-lator. The routine executes virtual instruction of another, hypothetical, computer. The virtual machine is far more advanced than Anitra Isals, with 14 instructions, in-built function calls, separate data and return stacks, relative local virable addressing, unconstrained branches and so on. Although at a cost of speed, this allows Anitra to be programmed without any of the initial imitation on code size, branching etc. Anoth-er interesting observation is that the two simple instructions provided by ing tasks. The code is fairly compact, and there is pairly of space for ming tasks. The code is fairly compact, and there is pairly of space for enulating more virtual instructions, or possibly, to emulate a 14-bit machine possibly, to emulate a 16-bit machine instead.



A Lower Limit

10100 he Anitra CPU tructural Logic Theory of Operation 4 tion's finat byle, which tha reser-ory will now load and place on the data box. In the next stee, this byle is clocked into. A while PC is still selected. PC's least significant bit is then set to 1. The memory will load the sec-ond instance for = = =0

