

Table 1: The Anitra CPU Hardware Registers and Signals List

Symbol	Full Name	Description
Internal Registers		
A	Address register	Fetches <i>near addresses</i> from data bus
S	Segment register	Fetches or clears current <i>segment number</i>
PC	Program counter	Counts 8 most significant bits of the <i>instruction pointer</i>
R	Accumulator result	Stores a value for arithmetic addition
LP	End of loop detector	Used to detect whether current instruction is last in <i>loop</i>
BR	Branch if carry detector	Used to fetch any carry signal during accumulator addition
ES	Execution stepper	Determines and holds the current <i>execution step</i>
External Input Signals		
CK	System clock	Makes Anitra proceed to next execution step on positive edge
_R	System reset	Makes Anitra reset all of its internal registers when low
_DAD	Debug fetch A	Clocks A on negative edge during <i>debug</i> , should otherwise be high
DSG	Debug fetch S	Clocks S on positive edge during <i>debug</i> , should otherwise be high
External Output Signals		
A[0..14]	Memory address bus	Holds current address to be selected by memory
WRM	Write enable memory	Requests memory write when high
DOK	Debug possibility notification	<i>Debug</i> possible when high
RET	Loop return notification	Shutdown possible when high
IOX	IO exchange request	Requests <i>IO exchange</i> on positive edge/when high [†]
External Bidirectional Signals		
D[0..7]	Data bus	Conveys data between <i>CPU</i> , Mem and <i>external interface (I/O)</i>
External Other Signals		
VCC	Power	Power (+5V)
GND	Ground	Ground
Internal Signals to Registers		
_CLS	Clear S	Clears S when low
_CLR	Clear R	Clears R when low
CPA	Clear lower PC	Clears PC's 4 least significant bits when high
CPB	Clear upper PC	Clears PC's 4 most significant bits when high
_I PA	Increase lower PC	Increases PC's lower 4 bit counter on negative edge
_I PB	Increase upper PC	Increases PC's upper 4 bit counter on negative edge
_OEA	Output enable A	Tri-state activates A when low
_OEP	Output enable PC	Tri-state activates PC when low
_OER	Output enable R	Tri-state activates R when low
FEA	Fetch A	Clocks A on positive edge
FES	Fetch S	Clocks S on positive edge
FER	Fetch R	Clocks R on positive edge
PCL	Instruction pointer lower bit	Defines <i>instruction pointer's</i> least significant bit
SLO	Segment lower bit out	Overrides current <i>segment number's</i> least significant bit
_ESR	Reset ES	Resets ES to first <i>execution step</i> when low
_LPR	Reset LP	Resets LP when low
_BRR	Reset BR	Resets BR when low
LPK	Clock LP	Clocks LP on positive edge
BRK	Clock BR	Clocks BR on positive edge
Internal Signals from Registers		
CAR	Accumulator carry	Holds <i>accumulator's</i> carry signal
ARQ	PC argument Q denoting bit	High when current <i>argument</i> is the last in instruction
BLK	PC block change denoting bit	Negative edge means next instruction is first in block
LOP	PC loop start denoting bit	Negative edge means next instruction is first in loop
INQ	Instruction qualifier bit	May hold current instruction's <i>instruction qualifier bit</i>
SLI	Segment lower bit in	Holds least significant bit fetched in S
E[0..3]	Execution step	Set high in turn according to the current <i>execution step</i>
_E[0..3]	Execution step complement	Set low in turn according to the current <i>execution step</i>
LPQ	LP status	May be high when current instruction is last in <i>loop</i>
_LPQ	LP status complement	May be low when current instruction is last in <i>loop</i>
BRQ	BR status	May hold carry of last <i>accumulator</i> operation
Internal Bus		
R[0..7]	Accumulator result bus	Holds current <i>accumulator</i> value

[†] The data bus will be in the input state when IOX is high. For IO exchange, an output value should be fetched from the data bus on the positive edge of IOX, and an input value should be held on the data bus throughout the high time of IOX.

Note: An underscore (_) in a signal name denotes an active-low or negative edge-triggered signal. B[0..n] denotes a bus B of width n bits.