### Recitation 20: Meltdown

MIT - 6.033 Spring 2021 Henry Corrigan-Gibbs



- Recitation Qs

= Meltdown =

-> Load Kernel data into cache

-> Read kend data out of cache

Logistics

\* Design project due May 21

\* IF you like this, ansider 6 5060 in Full 21.



## Do yon know

# What a cache is?

Recitation Questions

1. What is the Mettdown attack?

-Technique to read kerrel nemory from user space

- Dessit work on modern processos\* or fully patched OSes (Linux, MacOS, etc.)

2. How does it work? a) Trick CPU into loading item into cache whose address depends on kevel Juta b) Use condre -fiming to extract this info Som coche c) Repeat 3. Why is this attack possible? - CPU designers prioritize speed La Dorit really expect this "side-channel" leakage to be a problementic. - CPU "speculates post" permissions checks

Meltdown Goal: Read Jata of another user on the same machine. Same machine - Email (Lugin csail mit-eeln) - Cryptographic keys - Passwords - . . . -Attacker running as unprivileged wer Assumes : L's e.g. two MIT vors on the same e.g. two was on Amazon EC2 This particular attack will no longer work on a modern CPU/OS. Other related attacks ("Spectre") still do...

Meltdown (Restated)



A useful analogy:

- Go to Dr. LaCurts' favorte cafe, ask "I-11 have the same thing Dr Lacurts usually gets."



- While the phone is ringing he pulls 4 shots of espand and Sroths 802 of almond milk

-D: Lacuts Sinelly answer the phone. She tells the parista to not reveal her secret coffee order.

- Barista wont give you a cofee.

The barista leaved the servet info before performing the permissions check

Step 1: Load Kernel data into register. int main () { char k = \* kernel \_ addr; // print data CPV will... - Load data from memory - Check permissions bits - Crash program (exeption) is perm check fails

Step 2: Access data in cache based on register Contents. [victim data]

int main () {

char buf [4096]; char K = \* kenel \_ addrj char stuff = buf [k];

CPV will... - Load data from memory - Check permissions bits - Execute next instruction (speculatively) - Crash program (eachtion) is perm check fails

What happened here? RAM



The data bus[k] gets loaded into CPU cache. La Then program croshes. (SegSault) L> Cache stays as is. => Learning which element of buf got cached reveals k ken data.

Key: possible for program to handle the exeption and continue

Step 3: Figure out which element of buf the CPU accessed. \* Access to buf[k] -> Fast (CACHED!) \* Access to all other ports of but Slow RAM Execution engine Cache buf[3] <u>suv</u> buf[k] K FAST! bus(K) -> 256 possible values of k

Try them all and time accesses!



Game: Cache-timing attacks

One Student is perfory subsystem (fetch pages into cache, reply to response)

horest user La accesses a page by DM to nemory Subsystem One Student is

One student is attacher L' tries to gress which page the horist use accessed -> Can also <u>flush</u> cache pages

Mitigations

#### → Can't trust HW to enforce men perm devies

#### Software /OS: KAISER / KPTI



- Hw was too greedy

CPU design : Do not speculate past permissions checks

CPU Will... - Load data from nomory - Check permissions bits - Crash program (exception) is poin check fails Enforced - Execute next instruction ordering