Beyond Gaming: Programming the PS3 Cell Architecture for Cost-Effective Parallel Processing







Get a PS3, Add Linux

- The PS3 can boot user installed Operating Systems
 - Dual boot: GameOS and Other OS
- Installing Linux on the PS3 is well documented
 - Yellow Dog Linux
 - Fedora Core Linux
 - Other Linux distributions reportedly work as well
 - For recipes: http://cag.csail.mit.edu/ps3/recipes.shtml
- User level access to the PS3 processor: Cell
 - Cell SDK from IBM alphaWorks adds compilers, examples, etc.

PS3 Cell Processor

- Cell Broadband Engine Architecture
 - Heterogeneous *multicore* architecture with 9 cores
 - 1 general purpose core: Power Processor Element (PPE)
 - 8 accelerator cores: Synergistic Processor Elements (SPEs)
- On the PS3 only 6 SPEs are accessible, and 256MB RAM
 - No access to graphics card
- Cell is unique: one of the first easily accessible (distributedmemory) multicore architectures
 - Distributed-memory, each core has its own local memory
 - SPE can only directly access data in its local store
 - Compared to multicores that shares a cache and can directly access any data in the address space

Obligatory Multicore Slide



- Monolithic processor design complexity no longer scalable due to power and wire delay limitations
- New design pattern: distribute resources, more cores on a chip

Multicores, how do you program them?

- Painfully!
 But you'll change that...
- Multicores require orchestration of concurrent computation across many cores to deliver high performance
 - Cores run in parallel
 - Programming becomes exercise in partitioning, mapping (layout), routing (communication) and scheduling



Parallelism Applicable Everywhere



































Rodric Rabbah, IBM

Cell Application Domains



Take Away Messages

- Experience with Cell has demonstrated that good programming models are not optional for multicores
- PS3s offer convenient access to Cell processors and provide a practical platform for research and innovation
 - Many hard problems to solve that are applicable in a more general context
- Using PS3s in an educational setting can provide students with hands on experience that can acclimate them to the parallel programming challenges in a fun and exciting context

On Teaching Multicore Programming Using PS3s and Cell

• Multicore programming primer short course at MIT, Jan. 2007

- Covered parallel programming challenges (18 lectures)
- Offered students hands on parallel programming experience (5 recitations, one take-home lab)
- Culminated in student projects designed and implemented for PS3
 - Students formed teams and determined their own projects
 - Some project source code is available online
- All course material available online http://cag.csail.mit.edu/ps3

Sample Student Project: Backgammon

- Al Backgammon player
- 1M board evaluations in ~3 seconds (6 SPEs)
- Data parallel implementation, linear speedup



Sample Student Project: Battery Simulation

- 2D electrochemical model of lead acid battery cell
 - Solves linear system using two solvers
 - Banded LU solver and dense LU solver





James Geraci, Sudarshan Raghunathan, and John Chu http://cag.csail.mit.edu/ps3/battery-model.shtml

Sample Student Project: Ray Tracer

- Full ray tracer running on each SPE
- Data parallel implementation



Blue-Steel team (6 students) http://cag.csail.mit.edu/ps3/blue-steel.shtml

Tutorial Agenda

- Brief overview of Cell performance characteristics
- Programming Cell
 - Cell components
 - Application walk through
 - Inter-core parallelism: structuring computation and communication
 - Orchestration: synchronization mechanisms
 - SIMD for single thread performance: it still matters
- Opportunities for research and innovation, and education
 - Programming Language
 - Parallelizing Compiler
 - Abstract Streaming Layer

IBM, especially

- Dr. Bruce D'Amora
- Dr. Michael Perrone

StreamIt group at MIT, especially

- Phil Sung (MEng)
- David Zhang (MEng)



Cell History

- IBM, SCEI/Sony, Toshiba Alliance formed in 2000
- Design Center opened in March 2001 (based in Austin, Texas)
- Single Cell BE operational Spring 2004
- 2-way SMP operational Summer 2004
- February 7, 2005: First technical disclosures
- October 6, 2005: Mercury Announces Cell Blade
- November 9, 2005: Open Source SDK & Simulator Published
- November 14, 2005: Mercury Announces Turismo Cell Offering
- February 8, 2006 IBM Announced Cell Blade



TOSHIBA



Cell Chip

Highlights (3.2 GHz)

- 241M transistors
- 235mm2
- 9 cores, 10 threads
- >200 GFlops (SP)
- >20 GFlops (DP)
- Up to 25 GB/s memory B/W
- Up to 75 GB/s I/O B/W
- >300 GB/s EIB
- Top frequency >4GHz (observed in lab)



Theoretical Peak Operations



Rendering Scenes by Ray Tracing

- Shoot rays into scene through pixels in image plane and follow their paths
 - Rays bounce around as they strike objects
 - Rays generate new rays
 - Result is color and opacity for that pixel
 - Abundant parallelism (process rays in parallel)



SPEs vs GPU

- Cell 4-5x better performance
 - 7 SPEs used for rendering
 - 1 SPE reserved for image compression
- Renewed interest in ray tracing
 - Real-time ambient occlusion
 - Now practical for real time
 - Visualization of huge digital mode
- Seamless Scale Out
 - More cores \rightarrow More performance

Courtesy of Barry Minor, IBM



IBM Interactive Ray Tracer (iRT) Demo



http://www.alphaworks.ibm.com/tech/irt

Key Performance Characteristics

- Cell performance ~10x better than GPP for media and other applications that can take advantage of its SIMD capability
 - PPE performance is comparable to a traditional GPP performance
 - SPE performance mostly the same as, or better than, a GPP with SIMD
 - Performance scales with number of SPEs
- Cell sufficiently versatile to cover a wide application
 - Floating point operations
 - Integer operations
 - Data streaming / throughput support
 - Real-time support
- Cell architecture is exposed to software (compilers and applications)
 - Performance gains from tuning can be significant
 - Tools are provided to assist in performance debugging and tuning

Tutorial Agenda

• Brief overview of Cell performance characteristics

Programming Cell

- Cell components
- Application walk through
- Inter-core parallelism: structuring computation and communication
- Orchestration: synchronization mechanisms
- SIMD for single thread performance: it still matters
- Opportunities for research and innovation, and education
 - Programming Language
 - Parallelizing Compiler
 - Abstract Streaming Layer

Cell Broadband Engine Architecture



Power Processor Element

- PPE handles operating system and control tasks
- 64-bit Power Architecture with VMX
- In-order, 2-way hardware simultaneous multi-threading (SMT)
- 32KB L1 cache (I & D) and 512KB L2



Synergistic Processor Element

- Specialized high performance core
- Three main components
 - SPU: processor
 - LS: local store memory
 - MFC: memory flow control manages data in and out of SPE



SPU Processing Core

- In-order processor: no speculation or branch prediction
- Greatest compute power is single precision floating point
 - Single precision floating point is not full IEEE compliant, similar to graphics HW
 - Double precision floating point is full IEEE compliant
- 128 unified registers used for all data types
- Can only access (load & store) data in the SPE local store

Local Store (LS)

- 256KB of memory per SPE
- Code and data share LS
- SPU can load 16B per cycle from LS
- Data from main memory is explicitly copied to and from the local store since SPU cannot access any other memory locations directly

memory data

- SPU needs data
- 1. SPU initiates MFC request for data



- SPU needs data
- 1. SPU initiates MFC request for data
- 2. MFC requests data from memory



- SPU needs data
- 1. SPU initiates MFC request for data
- 2. MFC requests data from memory
- 3. Data is **copied** to local store



- SPU needs data
- 1. SPU initiates MFC request for data
- 2. MFC requests data from memory
- 3. Data is copied to local store
- 4. SPU can access data from local store



- SPU needs data
- 1. SPU initiates MFC request for data
- 2. MFC requests data from memory
- 3. Data is copied to local store
- 4. SPU can access data from local store
- SPU operates on data then copies data from local store back to memory in a similar process



MFC DMAs and SPEs

- 1 Memory Flow Controller (MFC) per SPE
- High bandwidth 16B/cycle
- Each MFC can service up to 24 outstanding DMA commands
 - 16 transfers initiated by SPU
 - 8 additional transfers initiated by PPU
 - PPU initiates transfers by accessing MFC through MMIO registers
- DMA transfers initiated using special channel instructions

MFC DMAs and SPEs

- DMA transfers data between virtual address space and local store
 - SPE uses PPE address translation machinery
 - Each SPE local store is mapped in virtual address space
 - Allows direct local store to local store transfers
 - Completely on chip, very fast
- Once DMA commands are issued, MFC processes them independently
 - SPU continues executing/accessing local store
 - Communication-computation concurrency/multibuffering essential for performance

Element Interconnect Bus

- EIB data ring for internal communication
- Four 16B data rings, supporting multiple transfers
 - 2 clockwise and 2 counter-clockwise
- 96B/cycle peak bandwidth
- Over 100 outstanding requests


EIB Data Topology

- Physically overlaps all processor elements
- Central arbiter supports up to 3 concurrent transfers per ring
 - 2 stage, dual round robin arbiter
- Each port supports concurrent 16B in and 16B out data path
 - Ring topology is transparent to element data interface



Internal Bandwidth Capability

- Each EIB Bus data port supports 25.6GBytes/sec* in each direction
- The EIB Command Bus streams commands fast enough to support 102.4 GB/sec for coherent commands, and 204.8 GB/sec for non-coherent commands.
- The EIB data rings can sustain 204.8GB/sec for certain workloads, with transient rates as high as 307.2GB/sec between bus units

* Assuming a 3.2GHz core frequency – internal bandwidth scales with core frequency

Example of 8 Concurrent Transactions



Programming Cell

The good and the hard

What Makes Cell Diff*?

- Multiple programs in one
 - PPU and SPU programs cooperate to carry out computation
- Local store
 - Something new to worry about, but potential for high performance
- Short vector parallelism (SIMD)
 - Intra-core parallelism in addition to parallelism across cores

- SPU programs are designed and written to work together but are compiled independently
- Separate compiler and toolchain (ppu-gcc and spu-gcc)
- Produces small ELF image for each program that can be embedded in PPU program
 - Contains own data, code sections
 - On startup, C runtime (CRT) initializes and provides malloc
 - printf/mmap/other I/O functions are implemented by calling on the PPU to service the request

A Simple Cell Program

PPU (hello.c) #include <stdio.h> #include <libspe.h> extern spe_program_handle_t hello_spu; int main() { speid_t id[8]; // Create 8 SPU threads for (int i = 0; i < 8; i++) {</pre> id[i] = spe_create_thread(0, &hello spu, NULL, SPU (hello spu.c) NULL, -1, #include <stdio.h> 0); } int main(unsigned long long speid, // Wait for all threads to exit unsigned long long argp, for (int i = 0; i < 8; i++) {</pre> unsigned long long envp) spe_wait(id[i], NULL, 0); { } printf("Hello world! (0x%x)\n", (unsigned int)speid); return 0; return 0; } }

SPE Threads

- Not the same as "normal" threads
- SPE does not have protection, only run one thread at a time
 - PPU can "forcibly" context-switch a SPE by saving context, copying out old local store/context, copying in new
- Early SDKs did not support context switching SPEs
 - SPE threads are run on physical SPEs in FIFO order
 - If more threads than SPEs, additional threads will wait for running threads to exit before starting
 - Don't create more threads than physical SPEs
 - Improvements to this model in newer SDKs

Mapping Computation to SPEs

• Example: single-threaded program performs computation in three stages on data: f3 (f2 (f1 (...))



• Several possible parallel mappings to SPEs

Types of Parallelism



Rodric Rabbah, IBM

Mapping Computation to SPEs

- Coarse-Grained Data Parallelism
 - Each SPE contains all computation stages
 - Split up data and send to different SPEs



Data in memory



Example Data Parallelization on Cell

 Calculate distance from each point in a[...] to each point in b[...] and store result in c[...][...]



for (i = 0; i < NUM_POINTS; i++) {
 for (j = 0; j < NUM_POINTS; j++) {
 c[i][j] = distance(a[i], b[j]);</pre>

How to divide the work between 2 SPEs?

Example Data Parallelization on Cell

a[i] b[j] c[i][j] i

Memory



each SPE runs the same thread (code)

Mapping Computation to SPEs

- Coarse-Grained Pipeline Parallelism
 - Map computation stages to different SPEs
 - Use DMA to transfer intermediate results from SPE to SPE in pipeline fashion



Mapping Computation to SPEs

- Mixed or other approaches are possible, depends on problem
 - Pipeline parallelism when stateful computation is bottleneck
 - Or when locality is important
 - Data parallelism across most of the cores for simplicity



Increasing Performance with Parallelism

What's all the fuss about?

Cell-ifying a Program

- Simple 3D gravitational body simulator
- *n* objects, each with mass, initial position, initial velocity

float mass[NUM_BODIES]; VEC3D pos[NUM_BODIES]; VEC3D vel[NUM_BODIES];

• Simulate motion using Euler integration

Single-threaded Version

• For each step in simulation

- Calculate acceleration of all objects
 - For each pair of objects, calculate the force between them and update accelerations accordingly
- Update positions and velocities

VEC3D acc[NUM_BODIES] = 0; for (i = 0; i < NUM_BODIES - 1; i++) { for (j = i + 1; j < NUM_BODIES; j++) { // Displacement vector VEC3D d = pos[j] - pos[i]; // Force t = 1 / sqr(length(d)); // Components of force along displacement d = t * (d / length(d)); acc[i] += d * mass[j]; acc[j] += -d * mass[i]; } }

• Slow: $n = 3072 \rightarrow 1500$ ms

```
VEC3D acc[NUM_BODIES] = 0;
for (i = 0; i < NUM_BODIES; i++) {
  pos[i] += vel[i] * TIMESTEP;
  vel[i] += acc[i] * TIMESTEP;
}
```

• Divide objects into 6 sections (n = 3072 = 6 * 512)



- Each SPE is responsible for calculating the motion of one section of objects
 - SPE still needs to know mass, position of all objects to compute accelerations
 - SPE only needs to know and update velocity of the objects it is responsible for
- Everything fits in local store
 - Positions for 3072 objects take up 36 KB

- Initialization
 - PPU tells SPU which section of objects it is responsible for



SPU copies in mass of all objects

```
mfc_get(mass, cb.mass_addr, sizeof(mass), ...);
```

SPU copies in initial position, velocity of its objects

```
mfc_get(own_pos, cb.pos_addr + id * sizeof(pos[0]), sizeof(pos[0]), ...);
mfc_get(own_vel, cb.vel_addr + id * sizeof(own_vel), sizeof(own_vel), ...);
```



- Simulation step
 - PPU sends message telling SPU to simulate one step

spu_read_in_mbox();



SPU copies in updated positions of other objects



- SPU sends message to PPU indicating it has finished copying positions
 - PPU waits for this message before it can tell other SPUs to write back positions at end of simulation step

spu_write_out_mbox(0);



 SPU calculates acceleration and updates position and velocity of its objects

```
// Process interactions between this SPU's objects
process_own();
// Process interactions with other objects
for (int i = 0; i < 6; i++) {
   if (i != id) {
      process_other(pos[i], mass[i]);
   }
}</pre>
```



 SPU waits for message from PPU indicating it can write back updated positions

spu_read_in_mbox();



SPU writes back updated positions to PPU

mfc_put(own_pos, cb.pos_addr + id * sizeof(pos[0]), sizeof(pos[0]), ...);



SPU sends message to PPU indicating it is done simulation step

spu_write_out_mbox(0);



Coordination with Mailboxes and Signals

- Facility for SPU to exchange small messages with PPU/other SPUs
 - E.g. memory address, "data ready" message
- From perspective of SPU
 - 1 inbound mailbox (4-entry FIFO) send messages to this SPU
 - 1 outbound mailbox (1-entry) send messages from this SPU
 - 1 outbound mailbox (1-entry) interrupts PPU to send messages from SPU
 - 2 signal notification registers send messages to this SPU
 - 32 bits
- SPU accesses its own mailboxes/signals by reading/writing to channels with special instructions
 - Read from inbound mailbox, signals
 - Write to outbound mailboxes
 - Accesses will stall if empty/full

SPU/PPU accesses another SPU mailboxes/signals through MMIO registers

Orchestration and Coordination

• Lots of signals sent back and force

- I'm ready
- I'm done
- What's my work?
- Where's my data?
- • •
- Couple this with architecture issues
 - Cell alignment constraints
- And a lot can go wrong

Cell Debugging Tools

- GNU gdb source level debugger
 - Supports PPE and SPE multithreading
 - Interaction between PPE and SPE threads
 - Standalone SPE debugging
 - Or attach to SPE threads
- Existing methodologies for debugging are not well suited for multicores

Overlapping Communication and Computation

• Simple approach:



- Pipelining can achieve communication-computation concurrency
 - Start DMA for next piece of data while processing current piece



```
// pos[i] stores positions of objects SPU i is
// responsible for
VEC3D pos[6][SPU_BODIES];
```

```
// Process interactions between objects this SPU
// is responsible for
process_own();
```



```
while (!done) {
  // Start transfer for next section of positions
  mfc get(pos[next i],
          cb.pos_addr + next_i * sizeof(pos[0]),
          sizeof(pos[0]),
          taq,
          ...);
  // Wait for current section of positions to
  // finish transferring
  tag ^{=}1;
  mfc_write_tag_mask(1 << tag);</pre>
  mfc_read_tag_status_all();
  // Process interactions
  process_other(pos[i], mass[i]);
  i = next i;
}
```





```
while (!done) {
  // Start transfer for next section of positions
  mfc get(pos[next i],
          cb.pos_addr + next_i * sizeof(pos[0]),
          sizeof(pos[0]),
          taq,
          ...);
  // Wait for current section of positions to
  // finish transferring
  tag ^{=}1;
  mfc_write_tag_mask(1 << tag);</pre>
  mfc_read_tag_status_all();
  // Process interactions
  process_other(pos[i], mass[i]);
  i = next i;
}
```




```
while (!done) {
  // Start transfer for next section of positions
  mfc get(pos[next i],
          cb.pos_addr + next_i * sizeof(pos[0]),
          sizeof(pos[0]),
          taq,
          ...);
  // Wait for current section of positions to
  // finish transferring
  tag ^{=}1;
  mfc_write_tag_mask(1 << tag);</pre>
  mfc_read_tag_status_all();
  // Process interactions
  process_other(pos[i], mass[i]);
  i = next i;
}
```





```
while (!done) {
  // Start transfer for next section of positions
  mfc get(pos[next i],
          cb.pos_addr + next_i * sizeof(pos[0]),
          sizeof(pos[0]),
          taq,
          ...);
  // Wait for current section of positions to
  // finish transferring
  tag ^{=}1;
  mfc_write_tag_mask(1 << tag);</pre>
  mfc_read_tag_status_all();
  // Process interactions
  process_other(pos[i], mass[i]);
  i = next i;
}
```



```
// Wait for last section of positions to finish
// transferring
tag ^= 1;
mfc_write_tag_mask(1 << tag);
mfc_read_tag_status_all();</pre>
```

```
// Notify PPU that positions have been read
spu_write_out_mbox(0);
```

```
// Process interactions
process_other(pos[i], mass[i]);
```





• Pipelining can improve performance by a lot, or not by much

- Depends on program: communication to computation ratio
- Can avoid optimizing parts that don't greatly affect performance

Double-buffering

- LS is finite
- Avoid wasting local store space
- Keep 2 buffers
 - Start data transfer into one
 - Process data in other
 - Swap buffers for next transfer









Intra-Core Parallelism

SIMD Programming on Cell



- Many compute-bound applications perform the same computations on a lot of data
 - Dependence between iterations is rare
 - Opportunities for data parallelization







- Single Instruction, Multiple Data
- SIMD registers hold short vectors
- Instruction operates on all elements in SIMD register at once







SIMD

- Can offer high performance
 - Single-precision multiply-add instruction: 8 flops per cycle per SPE
- Scalar code works fine but only uses 1 element in vector
- SPU loads/stores on quad-word (qword) granularity only
 - Can be an issue if the SPU and other processors (via DMA) try to update different variables in the same qword
- For scalar code, compiler generates additional instructions to rotate scalar elements to the same slot and update a single element in a qword
- SIMDizing code is important
 - Auto SIMDization (compiler optimization)
 - Intrinsics (manual optimization)

Example: Scalar Operation



Example: SIMD Vector Operation



for(i = 0; i < N/4; ++i) C[i] = vector_mul(A[i],B[i]);</pre>

Hardware Support for Data Parallelism

- Registers are 128-bits
- Can pack vectors of different data types into registers
- Operations consume and produce vector registers
 - Special assembly instructions
 - Access via C/C++ language extensions (intrinsics)

Accessing Vector Elements



Review: 3D Gravitational Simulator

• *n* objects, each with mass, initial position, initial velocity

float mass[NUM_BODIES]; VEC3D pos[NUM_BODIES]; VEC3D vel[NUM_BODIES];

```
typedef struct _VEC3D {
  float x, y, z;
} VEC3D;
```

- Simulate motion using Euler integration
 - Calculate the force of each object on every other
 - Calculate net force on and acceleration of each object
 - Update position

```
VEC3D d;
// Calculate displacement from i to j
d.x = pos[j].x - pos[i].x;
d.y = pos[j].y - pos[i].y;
d.z = pos[j].z - pos[i].z;
```

Re-engineering for SIMD

One approach to SIMD: array of structs

- Pad each (x, y, z) vector to fill a qword
- Components (x, y, z) correspond to first three words of vector float
- Qwords for different vectors stored consecutively



typedef union _VEC3D {
 struct {float x, y, z;};
 vector float vec;
} QWORD_ALIGNED VEC3D;

Re-engineering for SIMD

 Now we can replace component-wise addition, subtraction, and multiplication with SIMD instructions



SIMD Design Considerations

- Data layout: array of structs (AOS) vs. struct of arrays (SOA)
 - SOA layout is alternative data organization to lay out the same fields consecutively
 - Can apply different algorithms on new data layout



array of structs

$\mathbf{x}\mathbf{0}$ $\mathbf{x1}$ $\mathbf{x2}$ $\mathbf{x3}$ $\mathbf{x5}$ $\mathbf{x4}$ $\mathbf{x7}$ xб $\mathbf{v6}$ z0z1 z^2 z3z5 $\mathbf{z7}$ z4 $\mathbf{z}\mathbf{6}$

struct of arrays

Struct of Array Layout

- Need 12 qwords to store state for 8 objects
 - **x**, **y**, **z** position and velocity components
 - No padding component needed in SOA
- For each component, do four pair-interactions at once with SIMD instructions
 - Rotate qword 3 more times to get all 16 pair-interactions between two qwords



Performance Summary for Example

- Baseline native code was sequential and scalar
 - Scalar (PPU): 1510 ms
- Parallelized code with double buffering for SPUs
 - Scalar (6 SPUs): 420 ms
- Applied SIMD optimizations
 - SIMD array of structs: 300 ms
- Redesigned algorithm to better suite SIMD parallelism
 - SIMD struct of arrays: 80 ms
- Overall speedup compared to native sequential execution
 - Expected: ~ 24x (6 SPUs * 4 way SIMD)
 - Achieved: 18x*

* Note comparison is PPU to 6 SPUs

Programming the Cell

- Guide to programming PS3/Cell: google "PS3 programming"
 - http://cag.csail.mit.edu/ps3
 - MIT short course on parallel programming using the PS3/Cell as the student project platform
 - Provides detailed examples with walk through
 - Lectures, recitations, and labs
 - Student projects and source code
 - Lots of recipes (installing Linux, SDK, Cell API mini-reference)
 - Links to additional documentation

Cell Programming Summary

- Programming multicore architectures: "parallelize or perish"
- Orchestrating parallelism is hard
 - Data management
 - Code placement
 - Scheduling
 - Hiding communication latency
- Lots of opportunities for impact
 - Scheduling ideas
 - Dynamic load balancing
 - Static scheduling
 - Intra-core performance still matters
- Cell offers a unique platform to explore and evaluate lots of ideas, PS3s make it easily accessible

Tutorial Agenda

- Brief overview of Cell performance characteristics
- Programming Cell
 - Cell components
 - Application walk through
 - Inter-core parallelism: structuring computation and communication
 - Orchestration: synchronization mechanisms
 - SIMD for single thread performance: it still matters
- Opportunities for research and innovation, and education
 - Programming Language
 - Parallelizing Compiler
 - Abstract Streaming Layer

Acknowledgements

StreamIt group at MIT, especially

- Prof. Saman Amarasinghe
- Michael Gordon (PhD)
- Bill Thies (PhD)
- Qiuyuan Jimmy Li (MEng)
- David Zhang (MEng)

CCCP group at UMICH, especially

- Prof. Scott Mahlke
- Manjunath Kudlur (PhD)

Programming For Parallelism



Explicit Parallelism

- Programmer controls details of parallelism!
- Granularity decisions:
 - If too small, lots of synchronization and thread creation
 - If too large, bad locality
- Load balancing decisions
 - Create balanced parallel sections (not data-parallel)
- Locality decisions
 - Sharing and communication structure
- Synchronization decisions
 - barriers, atomicity, critical sections, order, flushing
- For mass adoption, we need a better paradigm:
 - Where the parallelism is natural
 - Exposes the necessary information to the compiler

Common Machine Language

- Represent common properties of architectures
 - Necessary for performance
- Abstract away differences in architectures
 - Necessary for portability
- Cannot be too complex
 - Must keep in mind the typical programmer
- C and Fortran were the common machine languages for uniprocessors

Common Machine Languages

Uniprocessors:

Common Properties

Single flow of control

Single memory image

Differences:

Register File

ISA

Functional Units

von-Neumann languages represent the common properties and abstract away the differences

Multicores:

Common Properties

Multiple flows of control

Multiple local memories

Differences:

Number and capabilities of cores

Communication Model

Synchronization Model

Need common machine language(s) for multicores

Why a New Language?





Unburden the Programmer

• Move hard decisions to compiler!

- Granularity
- Load Balancing
- Locality
- Synchronization
- Hard to do in traditional languages: can a novel language help?

Streaming as a Common Machine Language

- For programs based on streams of data
 - Audio, video, DSP, networking, security (cryptography), etc.
 - Examples: HDTV editing, radar tracking, microphone arrays, cell phone base stations, graphics
- Several attractive properties
 - Regular and repeating computation
 - Independent filters with explicit communication
 - Task, data, and pipeline parallelism
- Benefits:
 - Naturally parallel
 - Expose dependencies to compiler
 - Enable powerful transformations



Streaming Models of Computation

- Many different ways to represent streaming
 - Do senders/receivers block?
 - How much buffering is allowed on channels?
 - Is computation deterministic?
 - Can you avoid deadlock?
- Three common models:
 - 1. Kahn Process Networks
 - 2. Synchronous Dataflow
 - 3. Communicating Sequential Processes



Streaming Models of Computation

Communication Buffering Pattern	Notes
---------------------------------	-------
Streaming Models of Computation

	Communication Pattern	Buffering	Notes
Kahn process	Data-dependent,	Conceptually	- UNIX pipes
networks (KPN)	but deterministic	unbounded	- Ambric (startup)

Streaming Models of Computation

	Communication Pattern	Buffering	Notes
Kahn process networks (KPN)	Data-dependent, but deterministic	Conceptually unbounded	- UNIX pipes - Ambric (startup)
Synchronous dataflow (SDF)	Static	Fixed by compiler	 Static scheduling Deadlock freedom



Streaming Models of Computation

	Communication Pattern	Buffering	Notes
Kahn process networks (KPN)	Data-dependent, but deterministic	Conceptually unbounded	- UNIX pipes - Ambric (startup)
Synchronous dataflow (SDF)	Static	Fixed by compiler	 Static scheduling Deadlock freedom
Communicating Sequential Processes (CSP)	Data-dependent, allows non- determinism	None (Rendesvouz)	 Rich synchronization primitives Occam language



space of program behaviors

Representing Streams

- Conventional wisdom: streams are graphs
 - Graphs have no simple textual representation
 - Graphs are difficult to analyze and optimize
- Insight: stream programs have structure





structured

Streaming and Multicore Related Work

- CellSs (http://www.bsc.es/cellsuperscalar)
- Corepy (http://www.corepy.org/)
- Mercury Multicore Plus SDK (http://www.mc.com/ps3/)
- Rapidmind (http://www.rapidmind.net/)
- Sequoia (http://sequoia.stanford.edu/)

The StreamIt Language

- A high-level, architecture-independent language for streaming applications
 - Improves programmer productivity (vs. Java, C)
 - Offers scalable performance on multicores
- Based on synchronous dataflow, with dynamic extensions
 - Compiler or dynamic scheduler can determine execution order
 - Many aggressive optimizations possible

Structured Streams in StreamIt





Rodric Rabbah, IBM

Each structure is singleinput, single-output

 Hierarchical and composable

StreamIt Execution Model





- Nodes **push** and **pop** data to FIFOs
- Constant number of items every time
- Static schedule possible
- Nodes can have local state

Example: A Simple Counter

```
void->void pipeline Counter() {
   add IntSource();
   add IntPrinter();
```

}

```
void->int filter IntSource() {
    int x;
    init { x = 0; }
    work push 1 { push (x++); }
}
```

```
int->void filter IntPrinter() {
    work pop 1 { print(pop()); }
```

}



```
% strc Counter.str -o counter
% ./counter -i 4
0
1
2
```

3

Filter Example: Low Pass Filter

float->float filter LowPassFilter (int N, float freq) {
 float[N] weights;

```
init {
    weights = calcWeights(freq);
}
```

```
work peek N push 1 pop 1 {
```

```
float result = 0;
for (int i=0; i<weights.length; i++) {
    result += weights[i] * peek(i);
}
push(result);
pop();
```



Low Pass Filter in C

```
void FIR(
    int* src,
    int* dest,
    int* srcIndex,
    int* destIndex,
    int srcBufferSize,
    int destBufferSize,
    int N) {
```

}

- FIR functionality obscured by buffer management details
- Programmer must commit to a particular buffer implementation strategy

```
float result = 0.0; SIFALEGY
for (int i = 0; i < N; i++) {
   result += weights[i] * src[(*srcIndex + i) % srcBufferSize];
}
dest[*destIndex] = result;
*srcIndex = (*srcIndex + 1) % srcBufferSize;
*destIndex = (*destIndex + 1) % destBufferSize;</pre>
```

Pipeline Example: Band Pass Filter

float→float **pipeline** BandPassFilter (int N,

float low,
float high) {

add LowPassFilter(N, low);
add HighPassFilter(N, high);



}

SplitJoin Example: Equalizer



Building Larger Programs: FMRadio

void->void pipeline FMRadio(int N, float lo, float hi) { AtoD add AtoD(); add FMDemod(); FMDemod add splitjoin { split duplicate; Duplicate for (int i=0; i<N; i++) { add pipeline { LPF_{2} add LowPassFilter(lo + i*(hi - lo)/N); **LPF**₁ LPF₃ HPF_{2} HPF₃ **HPF**₁ add HighPassFilter(lo + i*(hi - lo)/N); RoundRobin join roundrobin(); add Adder(); Adder add Speaker(); Speaker





- Task decomposition
 - Independent coarse-grained computation
 - Inherent to algorithm
- Sequence of statements (instructions) that operate together as a group
 - Corresponds to some logical part of program
 - Usually follows from the way programmer thinks about a problem



- Task decomposition
 - Parallelism in the application

• Data decomposition

 Same computation is applied to small data chunks derived from large data set



- Task decomposition
 - Parallelism in the application



- Data decomposition
 - Same computation many data
- Pipeline decomposition
 - Data assembly lines
 - Producer-consumer chains



Productive (Stream) Programming For Parallelism using StreamIt



Rodric Rabbah, IBM

The StreamIt Compiler

[Gordon et al. ASPLOS '06]



- 1. Coarsen: Fuse stateless sections of the graph
- 2. Data Parallelize: parallelize stateless filters
- **3.** Software Pipeline: parallelize stateful filters

Coarse Grained Software Pipelining



- Good work estimation enables static load balancing...
- ... Leads to better utilization and throughput
- Pipelining hides communication latency

Impact of Load Balance



Software Pipelining On Cell

[Kudlur et al. UMich '07]



Automatic Parallelization Beyond Cell

[Gordon et al. ASPLOS '06]

Task Parallelism



- Inherent task parallelism between two processing pipelines
- Task Parallel Model:
 - Only parallelize explicit task parallelism
 - Fork/join parallelism
- Execute this on a 2 core machine ~2x speedup over single core
- What about 4, 16, 1024, ... cores?

Task Parallelism



Task Parallelism



Data Parallelism



- Each of the filters in the example are stateless
- Fine-grained Data Parallel Model:
 - Fiss each stateless filter N ways (N is number of cores)
 - Remove scatter/gather if possible
- We can introduce data parallelism
 - Example: 4 cores
- Each fission group occupies entire machine

Fine-Grained Data Parallelism



Coarse-Grained Data Parallelism



Coarse-Grained Task + Data + Software Pipelining



Virtualizing Multicore Architecture

Productive (Stream) Programming For Parallelism using StreamIt



Rodric Rabbah, IBM

- Computation viewed as a collection of
 - Filters: encapsulate computation and state
 - Buffers: input and output attached to filters
- Provides a instruction set
 - Filter commands (load, unload)
 - Buffer commands (allocate, attach)
 - Data transfer commands (indirectly translate to synchronization)

Multicore Steaming Layer

- Abstracts away details of explicit data communication
 - Far easier to implement scheduling patterns on top of MSL, compared to for example Cell API
- Facilitate mapping of computation to a multicore
 - Compiler (or programmer) focuses on optimizations and graph refinement
 - Compiler uses communication patterns that are suitable for the application
 - Details of the actual communication mechanism may differ, and are hidden from the compiler

Multicore Steaming Layer

- StreamIt compiler easily maps filters and buffers for MSL
 - Benefit of a practical and lightweight dynamic scheduler
 - Between 1-9% of runtime overhead [Zhang. MIT MEng '07]
- Compiler can also implement static schedule directly in MSL instruction set
 - Evaluate both static and dynamic scheduling algorithms [Zhang, Li, et al. '07]
The StreamIt Project



Special Notice – Trademarks

The following terms are trademarks of International Business Machines Corporation in the United States and/or other countries: alphaWorks, BladeCenter, Blue Gene, ClusterProven, developerWorks, e business(logo), e(logo)business, e(logo)server, IBM, IBM(logo), ibm.com, IBM Business Partner (logo), IntelliStation, MediaStreamer, Micro Channel, NUMA-Q, PartnerWorld, PowerPC, PowerPC(logo), pSeries, TotalStorage, xSeries; Advanced Micro-Partitioning, eServer, Micro-Partitioning, NUMACenter, On Demand Business logo, OpenPower, POWER, Power Architecture, Power Everywhere, Power Family, Power PC, PowerPC Architecture, POWER5, POWER5+, POWER6, POWER6+, Redbooks, System p, System p5, System Storage, VideoCharger, Virtualization Engine.

A full list of U.S. trademarks owned by IBM may be found at: <u>http://www.ibm.com/legal/copytrade.shtml</u>.

Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc. in the United States, other countries, or both.

Rambus is a registered trademark of Rambus, Inc.

XDR and FlexIO are trademarks of Rambus, Inc.

UNIX is a registered trademark in the United States, other countries or both.

Linux is a trademark of Linus Torvalds in the United States, other countries or both.

Fedora is a trademark of Redhat, Inc.

Microsoft, Windows, Windows NT and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries or both. Intel, Intel Xeon, Itanium and Pentium are trademarks or registered trademarks of Intel Corporation in the United States and/or other countries. AMD Opteron is a trademark of Advanced Micro Devices, Inc.

Java and all Java-based trademarks and logos are trademarks of Sun Microsystems, Inc. in the United States and/or other countries.

TPC-C and TPC-H are trademarks of the Transaction Performance Processing Council (TPPC).

SPECint, SPECfp, SPECjbb, SPECweb, SPECjAppServer, SPEC OMP, SPECviewperf, SPECapc, SPEChpc, SPECjvm, SPECmail, SPECimap and SPECsfs are trademarks of the Standard Performance Evaluation Corp (SPEC).

AltiVec is a trademark of Freescale Semiconductor, Inc.

PCI-X and PCI Express are registered trademarks of PCI SIG.

InfiniBand[™] is a trademark the InfiniBand[®] Trade Association

Other company, product and service names may be trademarks or service marks of others.

Revised July 23, 2006