

Proposal:

A system of clocks for ~~the~~ Maltex ~~system~~.

This ~~paper~~ ^{ties together} ~~proposal~~ ^{works a specific proposal from} a collection of ~~proposals~~ ^{ideas} ~~has~~ ^{been} suggested by many people concerning clocks on the 645 Maltex system.

Contributors have included G. Oliver + G. Fuchs, ^{+ D. Baker} (GE), J. Cassano

+ V. Gysse + K. G. (BZ), F. J. Lombardi + E. L. Gleser (MAE).

Objectives

The hardware clocks available on Maltex should provide the following

services:

- Calendar clock: ~~give~~ ^{give} From this clock one may determine ~~the~~ ^{calendar date and standard time.} ~~the time determined~~ ^{should be accurate to ± 1 sec of local standard time.} It should be ^{easy} ~~easy~~ to set this clock to within ± 1 sec of local standard time and it should not drift ^{for steady time by} more than ± 1 sec / week. ~~It is not by~~ the value of this clock is ^{initially} set by mechanical intervention by an operator; it is independently powered and ^{ideally} only reset in the event of power failure.

Real-Time

2. ¹ Interval measurements: For purposes of time accounting, statistical monitoring, and program speed evolution, it must be possible to measure ^{time} intervals as small as 0.5 μ s, with an accuracy of $\pm 0.1 \mu$ s. It would be ^{very} desirable, although admittedly expensive, to push this accuracy to $\pm 1 \mu$ s. One constraint which is essential to note is that one process ^{(or active device) must} begin an interval, a second the end of the interval. It follows that a ~~single~~ ^{common} system clock accessible to all active devices is necessary for real-time interval measurements. It is also important that the ~~same~~ ^{identical} interval measurement technique be available for long interval (e.g. a week or a month) since at the beginning of an interval one may not know whether it will be short or long.

3. Real-Time Interval Interrupts: Many Multics ^{supervisory and monitoring, and user} processes will have need for interrupt signals ~~being~~ based on real-time intervals ~~or on time of day~~. Since a process ^{using} ~~using~~ this type of service ^{will} is not necessarily be running when the interrupt signal arrives, ~~the~~ the interrupt signal is best handled as a ^{single} system interrupt rather than a ^{fault per} processor. ~~Ex~~ Expedited time intervals will run from a few μ s. to several hours; the interrupt ~~the~~ request should arrive at the system within $\pm 0.1 \mu$ s of the desired time.

4. Process ^{Usage measurement and} ~~time~~ ^{Interrupt} ~~measurements~~: The system scheduler needs a technique of ^{switching} getting control of a process from a long ~~running process~~ back from a process which is running too long to a different process on the basis of time used. It automatically keeps long-running user from ^{their} processor. Time intervals for this application may typically vary from a few ms to a few hundred ms, and should be ~~precise~~ ^{flexible} for priorities to within a few ~~ms~~ ^{ms} for tens of ~~ms~~. The time interval need not be real time, but can be based on heavy cycle used. A per-processor countdown register is included in each processor is included.

5. ^{Common} ~~All~~ Time unit: All system accounting based on real time should ^{be able to use} ~~use~~ a common time unit. Microseconds are suggested to be ~~used~~ ^{used} or ~~used~~ ^{used} as ^{well as} ~~used~~ ^{used} for the class of system.

6. Reliability: The Multics supervisor will depend on the system of clocks in order to operate. If any of the basic clock functions described above is not working, the Multics supervisor will not operate correctly. Therefore, reliability techniques such as duplication and simple reconfiguration are essential.

The same timing technique for short and long intervals.

2. ~~In the G16C~~ As an ~~input~~^{I/O} device working through the G16C.

In this arrangement, a calendar clock register would ~~be~~ placed either in a G16C channel adapter or in a pre-existing box working into a G16C channel adapter. Periodically the contents of the calendar clock register would be read into core memory via a direct channel. Updating the memory cell every time the calendar clock changes (once per minute) would tax the capacity of both the G16C and of the ^{addressed} memory module. ~~The accuracy of the clock must be compared with the data~~

~~data~~ A better source of ^{periodic} signal to update the memory cell is the change of a selected bit of the ~~clock~~ calendar clock. Thus if the ~~8th~~ bit from the right is chosen, the clock will be read into core every 64 msec, using about ^{2 or 3} ~~100~~% of the memory cycles of one memory module, and about 5% of the capacity of one G16C.

Of these two possible locations for a calendar clock, the memory controller seems the more desirable; unfortunately its design has been frozen too long to incorporate such features. ^{at very low capacity} The G16C location, while producing a less desirable clock, ^{flexible} has the virtue that it "plugs in" to an interface designed to work with virtually any hardware device.

The third objection, a wake-up clock, can be met by providing a second 52-bit count-down register which is synchronized with the calendar clock. When the register reaches zero, it ~~signals~~ triggers a standard interrupt sequence. ~~Although~~ ^{the wake-up clock} ~~it~~ may be loaded at any time by any process working for the operating system. ~~Although~~

The processor usage meter is a special function which gets ~~itself~~ involved in time-accounting problems. The desire to obtain a load-independent measure ~~of~~ processor usage has prompted the suggestion that this ~~interval timer~~ register should count memory cycles used by the processor, rather than real time. Assuming that the DIS instruction is disabled, this approach seems very appealing.

7/3/66, hand pen

Operator intervention

The clock will occasionally need to be ~~reset~~^{adjusted} by the operator. One can invent elaborate mechanical ~~or~~^{or} electrical aids to ~~make this job easy~~, but it appears that the following technique has it seem easier to use the capacity of the main computer as a ~~clock~~^{sub - program} ~~table~~^{table of clock settings} can be used to obtain a ball-park estimate (within a few days) of the clock ~~is for~~^{is for} ~~an initial setting~~. This value can be placed in the clock ~~and the system brought~~ to allow the system to run; ~~then~~^{A simple program} ~~then~~^{then} perform a precise computation ~~under control of~~^{for} the operator. ~~He~~^{then} gives a date and time; ~~he then keys the~~^{when} ~~setting~~^{control number} ~~into~~^{into} the clock toggle, waits for the "exact" time, and presses a ~~reset-in~~^{reset-in} button. Another approach to ~~clock~~ fine adjustment of the clock is to allow fine tuning of the crystal oscillator ~~which~~^{on which} the clock is based. It ~~should~~^{must} be emphasized that clock adjustment should be a rare operation performed only following a power failure.

Proposal

In the light of the above discussion, ~~two slightly different~~ ^{this section presents two} proposals for implementation of a system of clocks, ~~with the~~ ~~proposed~~ ~~difference~~ one proposal putting the calendar clock in the Memory Controller, the second ⁱⁿ the G4C. ~~Both of these proposals~~ We begin by describing ~~the~~ certain specifications which are common to both proposals.

The proposed clock system of a computer

First, there is a device known as a "calendar clock".

This is a free-standing box, ~~independently powered~~ ^{powered independently of any other computer component, but directly from the standard M.C. net system}. It contains

a ~~72~~ 52-bit ~~register~~ counter register driven by a 1 mc. crystal

oscillator. Thirty ~~two~~ ^{three} toggle switches and a read-in button allow

an operator to set the left-most ~~32~~ ³³ bits of the counter register to any desired initial value. ^{the remaining bits are set to zero by the read-in button.} The read-in button is protected from accidental pushes.

The 1 mc. crystal oscillator, ^{frequency} may be adjusted by

by a Product Service Engineer to keep the frequency within the

Without adjustment of the ^{crystal} oscillator, should diff. be the
1 sec / week of ~~frequency~~

Diggs


It should be at the
~~edge~~

(2)

calendar clock within 1 sec of standard time. It must be

possible to synchronize the ^{crystal} oscillator with an external

1 mc. frequency standard if such a standard is available.



A single cell in the ~~clock~~ calendar clock acts as a "red flag" to indicate that power has failed and that the calendar register may be in error. This "red flag" cell is set on ~~by power coming up when~~ power comes up on the calendar clock; it can be turned off by ~~an operator's button~~ or an operator's button. An indicator lamp is ~~activated by the~~ ^{activated by the} the "red flag" cell is.

~~an~~

There must be at least 1 signaling line which is up when the ^{data} data registers ~~value~~ ^{lines} are changing. (3)

The cable interface to the calculator must contain lines for the 52-bit calculator data registers and for the "red flag" ^{in addition to the same signal} ~~all~~ ^{lines} ~~to~~ ^{be} ~~used~~ ^{to} ~~change~~ ^{the} cable ~~change~~.

Delay restrictions may be relaxed by the following circumstances: the

~~error time of arrival of the calculator data value is not important; the error~~ ^(within 0.5 sec.)

~~error time of arrival of the calculator data value is important.~~ ^{error} A delay of up to 0.5 sec

is tolerable, but the delay must ~~not~~ ^{not} change the counters to within a

microsecond or less. (Obviously, hardware tolerances will be made tighter);

then we need ^{more} ~~more~~ tolerances.)

The ~~discussed~~^{proposed} Colander clock is removed in ~~favor~~^{both} of the two

following alternative proposals.

Proposal I (Memory Controller)

The "Memory File Protect Register" (64 bits) is removed, ^{from the Memory Controller} &

its place are two 52-bit registers, the Colander clock register and

the ~~Internal~~ Colander Interval register. The ^{contents of the} Colander clock register ~~is~~

~~set~~ are set via a cable interface ^{from} to the Colander clock described above.

A "red flag" call is set from the corresponding call in the Colander clock.

The Colander Interval register simply counts down under control of

the signal line from the Colander clock, once/microsecond. When the

Colander Interval register ~~reaches~~^{passes} zero, it generates an interrupt signal

which may be directed by switch to any of the 32 memory interrupt cells

in that memory controller, ~~and may be ignored~~.

These two registers are accessible to any 645 processor by two special instructions. ~~Since the memory file protect register setting and reading instructions have not been used~~ The instruction "Read Memory File

Protect Register" is renamed "Read Colander Clock Register"; it operates as follows: the contents of the colander clock register, ^{of the attached memory controller} are placed in the ACR register bits 20-71. If the "red flag" ^{in the memory controller} ~~is set or~~ ^{negative} ~~is set on~~, the ~~memory controller~~ is set on. This instruction may be executed in Slave Mode.

The instruction "Set Memory File Protect Register" is renamed "Set Colander Internal Register". It operates as follows: the contents of the ^{register} ACR bits 20-71 are placed into the Colander

Internal Register of the attached Memory Controller. This instruction may only be executed in ~~Slave~~ Master Mode; it causes an illegal processor fault in Slave mode. A writing attempt from the Colander Internal Register is not reset by this instruction.

Proposal II (G14C)

"Calendar
(the Clock Adapter")

A special direct channel adapter is placed in the G14C.

This adapter contains two 52 bit registers, a calendar clock register and a calendar Interval register. The contents of the calendar clock register are set via a cable interface from the Calendar Clock described above. A "red flag" cell is set from the corresponding cell in the calendar clock. The calendar Interval Register simply counts down under control of the signal line from the calendar clock, one / μ microsecond. When the calendar Interval Register passes zero, ~~it generates an~~ ~~Interrupt signal~~ a status word ~~is~~ generated which is passed to the ~~appropriate~~ ^{G14C} status channel.

The calder clock

A word at the top of the calder clock register controls the setting of its contents to a core memory location. This top may be set by switch

to any of the eight most 11 bits of the register. Whenever that bit

changes, the calder clock contents are sent to core memory via a
the "Red Flag" cell is also sent to core memory in bit position 0.
direct channel. The core memory location is ~~not~~ chosen by the

operating system ~~which must~~ ^{at indication in time when it} ^{initiates} a command for the ^{calder} clock channel.

The calder internal register may be set ^{from core memory} at any time

by the operating system by ^{initiating} ~~issuing~~ a command for the ^{calder} clock channel.