Pipette: Improving Core Utilization on Irregular Applications through Intra-Core Pipeline Parallelism

Quan Nguyen and Daniel Sanchez

Massachusetts Institute of Technology

MICRO-53



Live session: Session 4A: Microarchitecture II (October 20, 2020 at 2 PM EDT)




Irregular applications hamper core utilization

- Unpredictable memory accesses, control flow make poor use of OOO resources
- Decouple applications into pipeline-parallel stages for **latency tolerance**
- Time-multiplex stages for **load balance**

Reuse OOO core structures to achieve both!

- **Pipette leverages this insight** to implement fine-grain pipeline-parallel communication between threads of an SMT core
- Speedup of gmean 1.9×, up to 3.9× over SMT baseline in challenging irregular benchmarks



Agenda

Background

Pipette

Evaluation

Unpredictable accesses hurt performance

Example: run func() on array data for each neighbor of vertices (1) and (2) for ngh in neighbor list: 2-3 instrs? x = array[ngh] func(x) 10s, 100s instrs? *Nit?* ... nis ... nis ... nis array 37 252 2 61 714

If func() many instructions, **reorder buffer fills** Want to **decouple fetches from processing**

Decouple for latency tolerance

- Split on long-latency operations

- Pipeline parallelism a natural fit
 - *Fine-grain*: queue operations every few instructions
 - Overheads for software techniques too high
 - Prior hardware techniques only for *regular* applications


for ngh in neighbor list:

...


x = array[ngh]

func(x)


Challenge #1: Irregular application pipelines have load imbalance




Challenge #1: Irregular application pipelines have load imbalance



Challenge #2: Full decoupling requires several stages






Challenge #2: Full decoupling requires several stages


def bfs(src):

...


for v in current fringe:
 start, end = offsets[v], offsets[v+1]
 for ngh in neighbors[start:end]:
 dist = distances[ngh]
 if dist is not set:
 set distance; add to next fringe




Insight: Exploit pipeline parallelism in a multithreaded core



Insight: Exploit pipeline parallelism in a multithreaded core



Insight: Exploit pipeline parallelism in a multithreaded core





Pipette's features

Feature

Achieves

Reuse PRF to build architecturally-visible queues for inter-thread communication

Reuse SMT to time-multiplex stages

ISA primitives for fast queue operations & efficient control flow changes

Cheap acceleration of common access patterns


Latency tolerance

✓ Load balance

High performance

Prior work's missing ingredients

Prior work





Streaming multicore (Raw [MICRO'02], MPPA [HPEC'13], ...)

Decoupled multithreaded cores (Outrider [ISCA'11], DSWP [PACT'04], ...)

Data structure fetchers/prefetchers (HATS [MICRO'18], SQRL [PACT'14]; IMP [MICRO'15], ...) Domain specific; Area & power overheads

Load

balance?

stages?


Flexible

decoupling

& control

Pipette accelerates irregular applications

• 6-wide OOO running BFS on large road graph



Agenda

Background

Pipette Architecturally visible queues Inter-thread control flow Further accelerating common access patterns

Evaluation

Pipette's ISA makes queue operations fast

map_deq

addi


q1.

q2,

r3.

r3;


- Map architectural registers to architectural *queues*
- Register write → enqueue; read → dequeue
- Queue operations frequent;
 implicit enqueue/dequeue
 Queue operations frequent;
 Queue operation;
 Queue operations frequent;
 Queue



Reading r4 dequeues q2 Writing r3 enqueues q1

Reusing the PRF to build queues

- Physical register file (PRF) underutilized for irregular applications
- Insight: reuse storage & OOO rename to manage queues!
- Queue Register Map (QRM), a simple extension to manage queues




Agenda

Background


Pipette Architecturally visible queues Inter-thread control flow Further accelerating common access patterns

Evaluation


- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer \rightarrow Producer: Enqueue control handlers




- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer \rightarrow Producer: Enqueue control handlers




- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer \rightarrow Producer: Enqueue control handlers




- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer \rightarrow Producer: Enqueue control handlers



- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer \rightarrow Producer: Enqueue control handlers



- Add hardware support to communicate control flow changes
- Producer → Consumer: Control values & dequeue control handlers
- Consumer → Producer: Enqueue control handlers



Agenda

Background


Pipette

Architecturally visible queues Inter-thread control flow Further accelerating common access patterns

Evaluation

Further accelerating common access patterns

- Memory access patterns are often easy to compute
- Further decouple long-latency accesses with reference accelerators (RAs), connected to queues
- Improves decoupling without filling load/store queues



Agenda

Background

Pipette

Evaluation

Evaluation

- Event-driven cycle-level simulator
- 6-wide OOO core (similar to Intel Skylake)
- Baseline:



data-parallel 4-way multithreaded

• Additional comparison:




4-<u>core</u> "Streaming Multicore" 自 (using Pipette ISA) Applications evaluated:


•Graph analytics:

- Breadth-first search (BFS)
- Connected components (CC)
- PageRank-Delta (PRD)
- Radii Estimation (Radii)
- •Sparse linear algebra:
 - Sparse matrix-matrix multiply (SpMM)
- •Databases:
 - Silo

Pipette achieves significant speedups




Pipette effectively tolerates latency and load imbalance



Pipette reduces impact of memory latency (**smaller red bars**) and load imbalance (**smaller purple bars**)

Ē



See paper for:

- Specifics on OOO core reuse & interaction with speculation
- Low-cost implementation of reference accelerators
- Connecting queues across cores
- Detailed performance analysis, including energy savings up to 2×
- Additional analyses of number of stages, PRF size, use of RAs

Conclusion

- Irregular applications hamper core utilization
- Pipette reuses OOO core structures to efficiently implement irregular applications as pipeline-parallel programs
- Speedups of gmean 1.9×, up to 3.9× over SMT baseline in challenging irregular benchmarks

Thank you!

Pipette: Improving Core Utilization on Irregular Applications through Intra-Core Pipeline Parallelism

Quan Nguyen and Daniel Sanchez qmn@csail.mit.edu and sanchez@csail.mit.edu

MICRO-53

Live session: Session 4A: Microarchitecture II

(October 20, 2020 at 2 PM EDT)

This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.



